(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization

International Bureau





(10) International Publication Number WO 2014/190315 A1

(43) International Publication Date 27 November 2014 (27.11.2014)

(51) International Patent Classification: *G06T 15/06* (2011.01)

(21) International Application Number:

PCT/US2014/039436

(22) International Filing Date:

23 May 2014 (23.05.2014)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

13/902,661 24 May 2013 (24.05.2013)

(71) Applicant: SONY COMPUTER ENTERTAINMENT INC. [JP/JP]; 1-7-1 Konan, Minato-Ku, tokyo 108-0075 (JP).

- (72) Inventor; and
- (71) Applicant: STENSON, Richard B. [US/US]; c/o Sony Computer Entertainment America LLC., 2207 Bridgepointe Pkwy., San Mateo, CA 94404 (US).
- (72) Inventors: HO, Chris; c/o Sony Computer Entertainment America LLC, 2207 Bridgepointe Pkwy., San Mateo, CA 94404 (US). OSMAN, Steven; c/o Sony Computer Entertainment America LLC, 2207 Bridgepointe Pkwy., San Mateo, CA 94404 (US). MURAKAWA, Jun; c/o Sony Computer Entertainment America LLC, 2207 Bridgepointe Pkwy., San Mateo, CA 94404 (US).
- (74) Agent: ISENBERG, Joshua, D.; c/o JDI Patent, 809 Corporate Way, Fremont, CA 94539 (US).

- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

- with international search report (Art. 21(3))
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))

(54) Title: GRAPHICS PROCESSING USING DYNAMIC RESOURCES




FIG. 1B

(57) Abstract: A system has a central processing unit (CPU) and a graphics processing unit (GPU) that includes one or more registers. The GPU can change a resource descriptor in one of the GPU's registers. It is emphasized that this abstract is provided to comply with the rules requiring an abstract that will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims.





GRAPHICS PROCESSING USING DYNAMIC RESOURCES

FIELD OF THE INVETION

Aspects of the present disclosure are related to computer graphics. In particular, the present disclosure is related to dynamic creation of resources by a graphics processor unit.

5 BACKGROUND

10

15

30

Computer graphics are graphics created using computers and a representation of image data. Computer graphics are typically implemented with specialized graphic hardware and software. Such hardware and software can be implemented on general purpose computers or special purpose devices, including smartphones, tablet computers, gaming consoles and portable game devices. Computer graphic development has had a significant impact on many types of media and has revolutionized animation, movies and the video game industry.

Computer graphics may involve encoding information about shapes and colors of objects that make up an image. This can allow for great flexibility in rendering the objects. Some computer graphics systems can generate animations by performing computations on data representing the objects to simulate movement of the objects. Such computations may involve simulating physical interactions that control the movement of the objects. Such simulation may compute the locations of points on each object (sometimes called vertices) may be computed in three dimensions for each frame of animation. Then the objects may be rendered as a two dimensional image.

20 Modern computer graphics often involves coordination of two processors, a central processing unit (CPU) and a graphics processing unit (GPU). The GPU is a specialized electronic circuit designed to accelerate the creation of images in a frame buffer intended for output to a display. GPUs are used in embedded systems, mobile phones, personal computers, workstations, and game consoles. A GPU is typically designed to be efficient at manipulating computer graphics. GPU's often have a highly parallel processing architecture that makes the GPU more effective than a general-purpose CPU for algorithms where processing of large blocks of data is done in parallel.

Often, the physics simulations are performed on the CPU and rendering of the images are performed on the GPU. In some computer graphics systems certain re-processing of data is performed on the CPU to set up work for work to be run on the GPU. This may involve, e.g., setting up buffers of data and configuration parameters for rendering programs (sometimes called shaders) that run on the GPU.

1

Graphics processing units have become increasingly more powerful, with processing capabilities often rivaling or even exceeding those of the CPU.

It is within this context that aspects of the present disclosure arise.

10

15

SUMMARY

According to aspects of the present disclosure, graphics processing method may be implemented in a system having a central processing unit (CPU) and a graphics processing unit (GPU) having one or more registers. The method uses the GPU to change a resource descriptor in one or more of the GPU's registers.

In some implementations using the GPU to change a resource descriptor may include creating the resource descriptor with the GPU.

In some implementations using the GPU to change a resource descriptor includes changing a value of a pointer in the resource descriptor with the GPU.

In some implementations using the GPU to change a resource descriptor may include walking a binary tree with the GPU. The binary tree may be a k-d tree. Using the GPU to change a resource descriptor may include performing ray tracing with the GPU.

In some implementations using the GPU to change a resource descriptor may include tracing a linked list with the GPU.

In some implementations using the GPU to change a resource descriptor may include sorting data with the GPU.

- In some implementations using the GPU to change a resource descriptor may include performing a hash function on data with the GPU.
 - In some implementations, the CPU and GPU may share a unified memory.
 - In some implementations using the CPU to make a portion of the unified memory accessible to the GPU may include providing a pointer to the resource descriptor.
- In some implementations using the CPU to make a portion of the unified memory accessible to the GPU may include providing the GPU with access to all of the unified memory.
 - In some implementations using the CPU to make a portion of the unified memory accessible to the GPU may include providing a pointer to the resource descriptor and providing the GPU with access to all of the unified memory.

In some implementations, the method may further comprise using the GPU to allocate for use by the GPU at least part of the portion of the unified memory accessible to the GPU.

In some implementations, the resource descriptor may include information identifying a data type for a corresponding resource in the unified memory.

- In some implementations, the resource descriptor may include information identifying a size of data for a corresponding resource in the unified memory.
 - In some implementations, the resource descriptor may include a pointer to data in memory that corresponds to the resource.
- According to additional aspects of the present disclosure, a computer graphics system may include a central processing unit (CPU) and a graphics processing unit (GPU) having one or more registers, and a unified memory shared by the CPU and the GPU. The graphics processing system is configured to use the GPU to change a resource descriptor in one or more of the GPU's registers.
- According to further aspects of the present disclosure, a non-transitory computer readable medium may have embodied therein computer readable instructions configured to implement a computer graphics method in a system having a central processing unit (CPU) and a graphics processing unit (GPU) having one or more registers. The method may include using the GPU to change a resource descriptor in one or more of GPU's registers.

BRIEF DESCRIPTION OF THE DRAWINGS

- The teachings of the present disclosure can be readily understood by considering the following detailed description in conjunction with the accompanying drawings, in which:
 - FIGs. 1A-1B are block diagrams of conventional graphics processing systems.
 - FIG. 1C depicts compilation for graphics processing according to an aspect of the present disclosure.
- FIG. 2 is a block diagram of a graphics processing method according to an aspect of the present disclosure.
 - FIG. 3 is a block diagram of a graphics processing system according to an aspect of the present disclosure.

DESCRIPTION OF THE DRAWINGS

Although the following detailed description contains many specific details for the purposes of illustration, anyone of ordinary skill in the art will appreciate that many variations and alterations to the following details are within the scope of the invention. Accordingly, the exemplary embodiments of the invention described below are set forth without any loss of generality to, and without imposing limitations upon, the claimed invention.

Introduction

5

10

15

Conventionally, to run a shader on the GPU the shader needs resources that have been set up by the CPU. With many modern GPU architectures shader resource setup involves considerable CPU overhead and therefore carries a considerable performance cost. Aspects of the present disclosure bypass this traditional CPU shader overhead by removing unneeded CPU interactions, unneeded memory loads, memory duplication, bookkeeping, and not needing to even predefine any shader resources before shader execution by the GPU. Also on the GPU side the resources and their respective descriptions take up less memory and require less manipulation before being used by the respective draw call. This feature is key for enabling GPU Shaders to behave almost completely like CPUs in that they can dynamically create and manage their own resources with little or no CPU assistance, thus unlocking more potential performance in the conventional sense, but also in the enabling GPU shaders to handle tasks traditionally only effectively processed on the CPUs.

- In many modern graphics processors the computational capabilities of the GPU often exceed those of the CPU. By way of example, and not by way of limitation, suppose the CPU has 8 cores, each of which can run one thread at a time. Further suppose that the GPU has 18 cores and each core can run 64 threads at a time. In this example, the GPU can execute 18 x 64 = 1152 threads at one time as opposed to 8 threads on the CPU (one per core on an 8-core CPU). Threads can spawn a new thread. According to aspects of the present disclosure, developers can write allocators for the GPU and thereby unlock the processing capability of the GPU. This tremendous processing capability could be used to implement pre-graphics processing such as generation of corners, vertex transmutations, visibility culling, and elimination of vertex triangles that would smaller than one pixel when rendered.
- Unfortunately, access to such processing capability is restricted by current graphics processing system architectures. The problem is illustrated by FIG. 1A and FIG. 1B. As seen in FIG. 1A, a conventional graphics processing system **100** includes a CPU **102**, GPU **104**,

display device 106 and a memory 108. In many graphics architectures, the memory 108 is divided into separate memories 108A, 108B, for the CPU 102 and GPU 104 respectively. Data must be copied from one memory to the other. For example, suppose the CPU 102 performs computations on data (e.g., transmutation of vertices) and the result of the computations is to be sent to the GPU 104 for further processing (e.g., shading). In a conventional system, the CPU would have to output the result of the computations to CPU memory 108A and then copy the result to GPU memory 108B. If the CPU 102 needs to access the result of computations performed by the GPU 104, the data must be copied from the GPU memory 108B to the CPU memory 108A.

5

20

25

30

Recently, graphics processing systems have been developed with heterogeneous unified memory access, as shown in FIG. 1B. In this type of graphics processing architecture, the CPU 102 and GPU 104 share a unified memory 108. The CPU 102 can save the output of its computations to the unified memory 108 and then provide the GPU 104 with a pointer to the unified memory location of the results. However, in conventional heterogeneous memory access systems, the CPU 102 has to tell the GPU 104 which region to access and which bus to use to access the data. Currently, only the CPU 102 can allocate blocks of memory for use by the GPU 104.

RD, which describes data for a resource to be used by the shader. Resources that can be used by a shader may include, but are not limited to buffers of data, such as colors, textures, vertex buffers, and the like, pointers to other resource tables, as well as uniform constants that are uniform across a draw call. By way of example, and not by way of limitation, the resource descriptor RD may include information identifying a data type for each resource (e.g., whether the data is a texture, integer number, floating point number, character string, etc.), a size of the corresponding data (e.g., height and width for a texture, number of bytes in a number or string, etc.) and a pointer to a location in the unified memory 108 of the corresponding data.

If a shader run by the GPU **104** can generate its own new resources the GPU can behave like a CPU. However, in previous implementations of heterogeneous unified memory access, resource descriptors **RD** for the GPU **104** are read-only, as indicated by the single ended arrow between the GPU and the resource descriptor. In other words the GPU **104** can read the resource descriptors but cannot change or generate them. Only the CPU **102** could

generate or change a resource descriptor **RD** because there was simply no mechanism for the GPU to change these descriptors.

Although existing graphics processing architectures that use heterogeneous unified memory architecture allow the GPU 104 to access the unified memory 108, they generally do not allow the GPU to change resources. Instead, the GPU has access to resource descriptors RD, which were read-only. Although the GPU 104 could access the descriptors in the unified memory 108, it could not change them on the fly. Nor can the GPU 104 create or change resource descriptors and load them directly to the GPU's registers 105. As a result, the processing power of the GPU is locked up and limited by the CPU overhead required to set up the resource descriptors RD.

According to aspects of the present disclosure the CPU 102 can be configured to make a relevant part of unified memory accessible to the GPU 104 and the GPU can be configured to access that part of memory in a way that permits the GPU to change resource descriptors RD. According to aspects of the present disclosure, the GPU can also allocate blocks of memory for GPU tasks within the space allocated by the CPU once the CPU makes the corresponding memory space available to the GPU. This allows the GPU to work on smaller portions of data that can be determined by the GPU at runtime for the greatest flexibility. Without the ability for the GPU to create resource descriptors on-the-fly, the CPU would have to perform these tasks or set up the resource descriptors for these tasks.

To implement such features, a certain amount of cross-compilation of resource descriptors between the CPU and GPU is desirable. In addition, the GPU compiler 106 should be configured to implement resource initialization with the GPU so that the GPU can create resource descriptors directly in GPU registers. By implementing such features the GPU can create and modify resource descriptors in GPU registers avoiding extra maintenance for these resource descriptors and the time used in copying such descriptors to and from memory as well.

Cross-Compilation between CPU and GPU

5

10

15

30

In a typical graphics processing system a software component, referred to herein as a constant update engine (CUE), is implemented by the CPU 102 to perform set up work for GPU shaders to run on the GPU 104. The CPU 102 runs a GPU compiler that converts GPU source code into GPU object code that is executable by the GPU 104 so that instructions embodied in the code can be implemented by the shaders. The GPU compiler includes a front

end that translates the instructions from the GPU source code, which may be in a particular shading language used by the system, into an intermediate language. A back end of the compiler then translates the instructions from the intermediate language into the GPU object code that is executable by the GPU, which may be machine code.

- One drawback with such a setup is that the layout of resources for the GPU programs is dictated by the back end of the compiler in a way that may be inefficient. Because the back end of the compiler dictates the data layout and setup of shader resources, developers of applications to be implemented by the CPU and having graphics rendered by a GPU 104 have little control over how shader resources are managed. Accordingly, there may be little data re-use between draw calls, and the constant management and copying of resource tables by the CUE of the CPU 102 between each draw call slows down performance of the system. Moreover, the large amount of overhead and bookkeeping associated with this constant CPU-GPU interaction can create a bottleneck and prevent the system from fully utilizing the GPU's processing power.
- The CPU overhead is partly a result of the way graphics processing systems handle memory access from a graphics pipeline. Conventional graphics processing systems typically handle such memory access done through a set of named access points. Portions of the graphics pipeline refer to these access points by name, and the application binds memory resources to each name through the API. The access points act as an indirection, decoupling shaders and pipeline configurations from specific memory resources and their properties. However, the CPU 102 (specifically, the CUE) must still keep track of the memory locations of these resources.
 - Some graphics processing systems attempt to address this so-called "bindless" memory access that allows a developer to set a pointer to a portion of a data layout, e.g., a particular resource definition. However, even in such systems the developer has no control over the design of the data layout, which is dictated by part of the GPU compiler.

25

30

FIG. 1C illustrates cross-compilation according to aspects of the present disclosure. In the illustrated implementation, a GPU compiler 107 is configured to accept a layout 118 of shader resources dictated to it in the source code 112, which a front end 109 of the compiler translates into intermediate language instructions. In order to enable the compiler 107 to accept the data layout 118, the shading language of the source code 112 includes language

constructs that allow the back end 110 of the compiler to accept a pre-defined data layout that can be used to translate the intermediate language instructions 116 into GPU object code 114.

The shading language of the GPU code may include constructs that allow developers to include instructions in the source code 112 that define a layout fed into the compiler 107.

5

10

15

Developers may define the data layout in the form of one or more shader resource tables included in the shading language instructions for a particular application to be run on the system. Likewise, the intermediate language 116 includes the ability to define the layout 118 in order to dictate to the back end of the compiler a data layout that is utilized by shaders of the GPU 104 executing object code 114. Accordingly, in the illustrated implementation, a developer of an application to be implemented by the processors can define the layout 118 in a manner that efficiently organizes the data and maximizes reuse of data between draw calls.

Resources used by the shaders may include buffers of data, such as colors, textures, vertex buffers, and the like, pointers to other resource tables, as well as uniform constants that are uniform across a draw call. Developers of applications running on the system have the best knowledge of how to optimize the layout of data for their particular case. Accordingly, developers, i.e. creators of the programs for the particular application running on the system that includes graphics, can define the data layout through shader resource tables that define a data layout for their particular case.

what data changes infrequently. Certain data may be constant for a particular frame of a graphic, or even for an entire application. Aspects of the present disclosure allow a developer to define shader resource tables that configure the data layout of resources utilized by the GPU shaders. Moreover, the method can bypass the CUE 103 when implementing a draw call because the layout of shader resources utilized by the GPU programs is already pre-defined in the instructions of the shading language. This can improve performance by avoiding overhead associated with the constant updating and copying of entire resource tables each time a texture changes between draw calls. In some implementations, a CUE 103 may still be utilized to manage some data. In yet further implementations, the CUE 103 may be bypassed completely.

The shader language may include operators (e.g., "->") that implement pointers to locations in memory. In one implementation, the shading language constructs include cross-

compilable resource descriptors (definitions of shader resources) that are executable or shareable by both the CPU **102** and GPU **104**. In particular, these shading language constructs may be cross-compiled between the graphics API which is run on the CPU and the GPU shader language that is run on the GPU.

- It is noted that shading languages do not normally have such pointers. By way of example, and not by way of limitation, cross-compilable resource descriptors may be implemented as a header incorporated into the shading language that includes the developer-defined layout of resources in the form of one or more shader resource tables. The shading language may be mimicked in the CPU language allowing a developer to set up resources and coordinate corresponding CPU and GPU data layout easily when creating programs for a particular application. For example, any change to the data layout that the programmer makes during creation of an application can be made on both the CPU and GPU sides with the same change to the cross-compilable definition, thereby greatly facilitating the programming process and ensuring consistency.
- 15 By way of example, and not by way of limitation, the following illustrative code can be incorporated in the graphics instructions of the shader language. In the following example, the shader on a GPU 104 can use a layout in the form of a resource table having a configuration that is set up by a programmer through the CPU 102. Further details and examples of such cross-compilation are described in commonly-assigned U.S. Patent
- Application Number 13/802,658, (Attorney Docket Number SCEA13005US00) entitled DEVELOPER CONTROLLED LAYOUT, filed the same date as the present application.

GPU Initialization Functions

- In addition to shader language extensions that allow for cross-compilation between the CPU 102 and GPU 104 the GPU compiler 106 may be further configured to include initiation functions in the shader language that allow the GPU 104 to create resource descriptors. Resource types and initialization structures (e.g., texture types and texture initialization structures) can be ported to the shader language. Because initialization functions work in the shader, the GPU 104 can change resource descriptors in addition to using resource descriptors specify shade resource layouts.
- To implement initialization functions in the shader language run by the GPU **104** the compiler backend **110** may include instructions that enable the GPU to load resources (e.g., textures) with resource descriptors specified in a string of GPU registers **105** (e.g., 4-8 for

textures depending on the type of resource descriptor). With these instructions, the GPU may load resource descriptors directly into the GPU registers **105**. The descriptors do not need to be predetermined by the initial GPU compiler output.

Method

15

FIG. 2 illustrates an example of a possible process flow in a computer graphics processing method **200** according to an aspect of the present disclosure. The method **200** may be implemented with a graphics processing system having an architecture of the type shown in FIG. 1B. In general, the CPU **102** may optionally make a portion of the unified memory **108** accessible to the GPU **104**, as indicated at **201**. Making a portion of the unified memory accessible to the GPU allows the GPU to do its own memory allocation.

By way of example, and not by way of limitation, the CPU 102 may provide information to the GPU 104 identifying which portion of the unified memory 108 is available to the GPU 104. Such information may identify, e.g., a range of memory addresses, which may include up to all of the unified memory). The information may also include a pointer to a resource descriptor RD in the unified memory 108. By way of example, and not by way of limitation, the CPU 102 may provide a pointer to the resource descriptor and providing the GPU 104 with access to all of the unified memory 108. In cases where the CPU 102 and GPU 104 can access the memory by two or more data busses, the information may further specify which data bus the GPU 104 can use to access the unified memory 108.

The GPU may then change a resource descriptor **RD** in tone or more of the GPU's registers **105**, as indicated at **203**. The CPU **102** may optionally perform further processing, as indicated at **205**. Likewise, the GPU **104** may optionally perform further processing, as indicated at **207**.

By way of example, and not by way of limitation, the GPU **104** may change the resource descriptor **RD** by creating the resource descriptor. If the GPU **104** can do its own memory allocation, the GPU can create resource descriptors in its own registers, i.e., with no external memory load. If the GPU can create resource descriptors in its own registers it can also make the modifications to the descriptors in the registers. This is significant because, typically, a GPU shader resource descriptor is relatively wide, so GPU registers are correspondingly wide or shader resource descriptors take up multiple consecutive GPU registers. By way of example, in some systems a GPU resource descriptor may be, e.g., 4-8D words (128-256 bits)

and a GPU scalar register may be 1D word (32 bits). By way of example, in such a case an 8D word shader resource descriptor would take up consecutive 8 GPU registers.

By way of alternative example, the GPU may change the resource descriptor **RD** by changing a value of a pointer in the resource descriptor.

By making the GPU able to change a resource descriptor, the processing potential of the GPU 104 can be unlocked. The ability to change resource descriptors allows the GPU 104 to perform a number of functions previously performed only by the CPU. By way of example, and not by way of limitation, aspects of the present disclosure allow the GPU 104 to create and manipulate tree data structures trace link lists, perform sorting, or perform hashing with minimal CPU interaction. Some examples of such functions are described below.

Tree Data Structures

15

A tree data structure can be defined as a collection of nodes (starting at a root node), where each node is a data structure consisting of a value, together with a list of references (e.g., pointers) to other nodes (referred to as "children"), with the constraints that no reference is duplicated, and none points to the root. Stepping through the items of a tree, by means of the connections between parents and children, is commonly referred to as walking the tree, and the action is sometimes called a walk of the tree. Walking a tree involves changing the references. If the GPU **104** can change resource descriptors according to aspects of the present disclosure the GPU can change the references in a tree structure and walk the tree.

- Tree structures include binary trees, in which each node has at most two child nodes. One particularly useful type of binary tree is known as a k-d tree. Informally, a k-d tree may be described as a binary tree in which every node is a k-dimensional point. Binary trees are used to implement binary search trees and binary heaps, which may be applied to efficient searching and sorting algorithms.
- Tree structures have many applications. By way of example, and not by way of limitation, ray tracing algorithms often make use of a k-d tree to define where objects are in a scene so that a ray of light can be followed. For ray tracking in animated graphics the tree needs to be rebuilt once an object moves. Generally, the CPU 102 keeps track of where things are in the scene. According to aspects of the present disclosure, the CPU 102 can give the GPU 104 a pointer to memory and provides the GPU with access to all of unified memory. GPU may have multiple cores that can now access the unified memory 108 and change resources. If

GPU can allocate and de-allocate memory it can change pointers and look where they need to look to be able to reinterpret the relevant part of the tree. The GPU functionality unlocked by aspects of the present disclosure allows the GPU to re-Interpret k-d trees for ray tracing, or walk binary trees or walk trees of any kind with minimal interaction by the CPU **104**.

5 Linked Lists

10

25

30

A linked list is a data structure involving a group of nodes that collectively represent a sequence. Under the simplest form, each node is composed of a datum and a reference (in other words, a *link*) to the next node in the sequence; more complex variants add additional links. This structure allows for efficient insertion or removal of elements from any position in the sequence.

In a typical graphics processing system, a GPU 104 can read the data at each node and follow the pointer to the next node but the GPU could not create a new resource descriptor that uses the pointer and includes as its datum a pointer to some location in unified memory 108 that contains relevant data.

15 It is currently impossible for a GPU to do a linked list because in order to do a linked list the processor needs to change resource descriptors. As discussed above, conventional graphics processing systems, even those that use heterogeneous unified memory access, the GPU 104 could not change resource descriptors RD because they are read-only. According to aspects of the present disclosure, the GPU 104 can change resource descriptors. Therefore, the GPU 104 can create, modify, or trace a linked list.

Hash Functions

A hash function is an algorithm or subroutine that maps data sets of variable length to data sets of a fixed length. For example, a person's name, having a variable length, could be hashed to a single integer. The values returned by a hash function are called hash values, hash codes, hash sums, checksums or simply hashes. Hash functions represent one-way algorithms with a predefined size. Hash functions are commonly used to accelerate table lookup or data comparison tasks such as finding items in a database. In computer graphics, geometric hashing is often used to efficiently find two-dimensional objects represented by discrete points that have undergone an affine transformation (i.e., one in which points initially lying on a line still like on the line after the transformation).

Implementing hash functions on a CPU is well known. However, implementing such functions on a GPU was previously not possible because the GPU could not change a

resource descriptor. According to aspects of the present disclosure, the GPU **104** can change resource descriptors. Therefore, the GPU **104** can perform hash functions on data stored in the unified memory **108**.

Sorting

As discussed above, sorting data may involve binary trees. Sorting data requires the ability to change resource descriptors or allocate or de-allocate memory. According to aspects of the present disclosure, the GPU 104 can change resource descriptors. Therefore, the GPU 104 can perform sorting on data stored in the unified memory 108.

System

- Aspects of the present disclosure include systems configured to implement computer graphics processing, as described above. By way of example, and not by way of limitation, FIG. 3 illustrates a block diagram of a computer system 300 that may be used to implement video coding according to aspects of the present disclosure. The system 300 generally may include a central processor unit (CPU) 302, a graphics processor unit (GPU) 304, and a unified memory 308 that is accessible to both the CPU and GPU. The CPU 302 and GPU 304 may each include one or more processor cores, e.g., a single core, two cores, four cores, eight cores, or more. The unified memory 308 may be in the form of an integrated circuit that provides addressable memory, e.g., RAM, DRAM, and the like. The system 300 may be configured to implement heterogeneous unified memory access (hUMA), as discussed above.
- 20 The CPU 302 and GPU 304 may access the unified memory 308 using a data bus 309. In some cases, it may be useful for the system 300 to include two or more different buses. For example one bus may be characterized by a high bandwidth but also a high latency. Another bus may be characterized by a lower latency but also a lower bandwidth. It may be impractical (or too expensive) to implement a high latency, low bandwidth bus. In such a 25 case, the system could use the high bandwidth, high latency bus in situations where the high bandwidth is more important, e.g., where a large amount of data is to be transferred to or from memory in one data transfer operation. The low bandwidth, low latency bus may be more useful in other situations where low latency is more important, e.g., where smaller amounts of data must be transferred to or from memory in a large number of separate data transfer operations. According to certain aspects of the present disclosure the bus(es) 309 30 may include a high latency, high bandwidth bus. In allocating memory to the GPU 304 the CPU 302 may direct the GPU to access the allocated part of memory via the high bandwidth, high latency bus.

The unified memory 308 may contain data that can be accessed by the CPU 302 and GPU 304. Such data may include one or more resource descriptors 307. As discussed above, each resource descriptor 307 may include information identifying a data type for each resource (e.g., whether the data is a texture, integer number, floating point number, character string, etc.), a size of the corresponding data (e.g., height and width for a texture, number of bytes in a number or string, etc.) and a pointer to a location in the unified memory 308 of the corresponding data.

5

10

15

20

25

30

Programs may also be stored in the memory 308 in the form of CPU code 303_C that can be executed by the CPU 302 or GPU code 303_G that can be executed the GPU 304. The CPU 302 may temporarily store part of its code 303_C or data in registers. Likewise, the GPU 304 may temporarily store part of its code 303_G in registers. The CPU code 303_C and GPU code 303_G may be configured to implement a computer graphics method of the type described above with respect to FIG. 2. In particular, the CPU code 303_C may include a GPU compiler, which may be configured as discussed above. In some implementations the CPU code 303_C may optionally include one or more instructions that, when executed, make a portion of the unified memory 308 accessible to the GPU 304. Such instructions may inform the GPU 304 of which portion of the memory 308 is available. (e.g., a range of memory addresses, which may include up to the whole of the unified memory). In cases where there are two or more data busses 309, the instructions may further specify which data bus the GPU 304 can use to access the unified memory 308.

The GPU code 303_G may include one or more instructions that, when executed by the GPU 304, change a resource descriptor in the portion of the unified memory accessible to the GPU. The code 303_G, 303_G may be in any suitable processor readable language, e.g., a higher level language such as C, C++, JAVA, and intermediate level language such as Assembly, or machine readable code depending on the nature of the CPU and GPU. The CPU code 303_C and GPU code 303_G may be stored in a non-transitory computer readable medium, e.g., a computer memory or mass storage device in a form that is readable (or even executable) by the CPU 302 or GPU 304.

The system 300 may also include well-known support functions 310, which may communicate with other components of the system, e.g., via the bus 309. Such support functions may include, but are not limited to, input/output (I/O) elements 311, power supplies (P/S) 312, a clock (CLK) 313 and cache 314. The apparatus 300 may optionally include a mass storage device 315 such as a disk drive, CD-ROM drive, flash memory, tape drive, or

the like to store programs and/or data. The device 300 may also optionally include a display unit 306 and user interface unit 318 to facilitate interaction between the apparatus 300 and a user. The display unit 306 may be in the form of a flat panel display, cathode ray tube (CRT) screen or other device that can display text, numerals, graphical symbols or images. The user interface 318 may include a keyboard, mouse, joystick, light pen, game controller, or other device that may be used in conjunction with a graphical user interface (GUI). The system 300 may also include a network interface 320 to enable the device to communicate with other devices over a network 322. The network 322 may be, e.g., a local area network (LAN), a wide area network such as the internet, a personal area network, such as a Bluetooth network or other type of network. These components may be implemented in hardware, software, or firmware, or some combination of two or more of these.

5

10

15

20

25

Aspects of the present disclosure enable GPU hardware to create shader resources descriptors, or SRDs, on the fly in shader registers within a GPU shader. Allowing the GPU to change or create resource descriptors allows the GPU to perform a great variety of processing tasks that were traditionally only performed by the CPU.

While the above is a complete description of the preferred embodiment of the present invention, it is possible to use various alternatives, modifications and equivalents. Therefore, the scope of the present invention should be determined not with reference to the above description but should, instead, be determined with reference to the appended claims, along with their full scope of equivalents. Any feature described herein, whether preferred or not, may be combined with any other feature described herein, whether preferred or not. In the claims that follow, the indefinite article "A", or "An" refers to a quantity of one or more of the item following the article, except where expressly stated otherwise. The appended claims are not to be interpreted as including means-plus-function limitations, unless such a limitation is explicitly recited in a given claim using the phrase "means for."

WHAT IS CLAIMED IS:

1 1. In a system having a central processing unit (CPU) and a graphics processing unit (GPU)

- 2 having one or more registers:
- 3 using the GPU to change a resource descriptor in one or more of the GPU's registers.
- 1 2. The method of claim 1, wherein using the GPU to change a resource descriptor includes
- 2 using a resource descriptor that is cross-compiled between the CPU and the GPU.
- 1 3. The method of claim 1, wherein using the GPU to change a resource descriptor includes
- 2 using the GPU to load resources with resource descriptors specified in one or more of the
- 3 GPU's registers.
- 1 4. The method of claim 1, wherein using the GPU to change a resource descriptor includes
- 2 creating the resource descriptor with the GPU.
- 1 5. The method of claim 1, wherein using the GPU to change a resource descriptor includes
- 2 changing a value of a pointer in the resource descriptor with the GPU.
- 1 6. The method of claim 1, wherein using the GPU to change a resource descriptor includes
- 2 walking a binary tree with the GPU.
- 1 7. The method of claim 4, wherein the binary tree is a k-d tree.
- 1 8. The method of claim 4, wherein using the GPU to change a resource descriptor includes
- 2 performing ray tracing with the GPU.
- 9. The method of claim 1, wherein using the GPU to change a resource descriptor includes
- 2 tracing a linked list with the GPU.
- 1 10. The method of claim 1, wherein using the GPU to change a resource descriptor includes
- 2 sorting data with the GPU.
- 1 11. The method of claim 1, wherein using the GPU to change a resource descriptor includes
- 2 performing a hash function on data with the GPU.
- 1 12. The method of claim 1, wherein the CPU and GPU share a unified memory.

1 13. The method of claim 12, further comprising using the CPU to make a portion of the

- 2 unified memory accessible to the GPU.
- 1 14. The method of claim 13, wherein using the CPU to make a portion of the unified memory
- 2 accessible to the GPU includes providing a pointer to the resource descriptor.
- 1 15. The method of claim 13, wherein using the CPU to make a portion of the unified memory
- 2 accessible to the GPU includes providing the GPU with access to all of the unified
- 3 memory.
- 1 16. The method of claim 13, wherein using the CPU to make a portion of the unified memory
- 2 accessible to the GPU includes providing a pointer to the resource descriptor and
- providing the GPU with access to all of the unified memory.
- 1 17. The method of claim 1, further comprising using the GPU to allocate for use by the GPU
- 2 at least part of the portion of the unified memory accessible to the GPU.
- 1 18. The method of claim 1, wherein the resource descriptor includes information identifying a
- 2 data type for a corresponding resource in the unified memory.
- 1 19. The method of claim 1, wherein the resource descriptor includes information identifying a
- 2 size of data for a corresponding resource in the unified memory.
- 1 20. The method of claim 1, wherein the resource descriptor includes a pointer to data in
- 2 memory that corresponds to the resource.
- 1 21. A computer graphics system, comprising:
- 2 a central processing unit (CPU);
- a graphics processing unit (GPU) having one or more registers;
- a unified memory shared by the CPU and the GPU; wherein the graphics processing
- 5 system is configured to use the GPU to change a resource descriptor in one or more of the
- 6 GPU's registers.
- 1 22. The system of claim 21, wherein the CPU includes a GPU compiler configured to
- 2 implement cross-compilation of resource descriptors between the CPU and GPU.

1 23. The system of claim 22, wherein the GPU compiler includes instructions that enable the

- GPU to load resources with resource descriptors specified in one or more of the GPU's
- 3 registers.

1

- 1 24. A non-transitory computer readable medium having embodied therein computer readable
- 2 instructions configured to implement a computer graphics method in a system having a
- 3 central processing unit (CPU) and a graphics processing unit (GPU) having one or more
- 4 registers, the method comprising:
- 5 using the GPU to change a resource descriptor in one or more of the GPU's registers.




FIG. 1A (prior art)




FIG. 1B (prior art)

2/4

<u>100b</u>




FIG. 1C

<u>200</u>





FIG. 2

4/4

<u>300</u>



International application No.

INTERNATIONAL SEARCH REPORT

PCT/US 2014/039436

A.						
		G06T 1	5/06 (2011.01)			
		ernational Patent Classification (IPC) or to both nation	nal classification and IPC			
В.		SEARCHED				
Mınır	num docum	entation searched (classification system followed by	classification symbols)			
		G06T 1/00, 1/20, 11/00, 15/00-15/06, G0	6F 9/00, 13/00, 13/14, 15/00, 17/00, 17/3	30		
Docu	mentation s	earched other than minimum documentation to the ex	tent that such documents are included in the t	ields searched		
Electi	onic data b	ase consulted during the international search (name of	f data base and, where practicable, search terr	ns used)		
		PatSearch (RUPTO internal), USPTO, PAJ, Es	p@cenet, Information Retrieval System	of FIPS		
C.	DOCUM	ENTS CONSIDERED TO BE RELEVANT				
Ca	tegory*	Citation of document, with indication, where	appropriate, of the relevant passages	Relevant to claim No.		
		LIS 2010/0110092 A1 (VIA TECHNOLOGIE)	E INC) 06 05 2010			
	X	US 2010/0110083 A1 (VIA TECHNOLOGIES par. [0005], [0037]-[0038], [0048]-[0049].	·	1, 3-5, 12-17, 20-21,		
	A	[0132]-[0144], [0271]	, [0037]-[0000], [0073],	24		
	Y			7-9, 11, 18-19		
	A			2, 6, 10, 22-23		
	Y	BENTLEY Jon L. Multidimensional Binary Set IEEE Ttransactions on Software Engineering, "Introduction"		7		
	Y	NATHAN A. Carr et al. The Ray Engine. Grap Tracing with the GPU", par. 3.1. "Ray Casting		8-9		
X	Further do	cuments are listed in the continuation of Box C.	See patent family annex.			
*	Special cate	egories of cited documents:	"T" later document published after the intern	ational filing date or priority		
			date and not in conflict with the applicat	ion but cited to understand		
"A"		defining the general state of the art which is not considered	the principle or theory underlying the in-			
	•	ticular relevance	"X" document of particular relevance; the cla			
"E"		ment but published on or after the international filing date	considered novel or cannot be considered	d to involve an inventive		
"L"		which may throw doubts on priority claim(s) or which is	step when the document is taken alone "Y" document of particular relevance: the cla	:		
		ablish the publication date of another citation or other on (as specified)	"Y" document of particular relevance; the cla considered to involve an inventive step v			
"O"	•	eferring to an oral disclosure, use, exhibition or other	combined with one or more other such d			
O	means	erening to an oral disclosure, use, exhibition of other	being obvious to a person skilled in the a			
"P"		published prior to the international filing date but later than	"&" document member of the same patent far			
	_	date claimed		,		
Date	of the actual	l completion of the international search	Date of mailing of the international search	report		
Date	or the actual	completion of the international scarcif	Date of maning of the international scale if	Срогі		
19 September 2014 (19.09.2014)			16 October 2014 (16.10.2014)			
Name and mailing address of the ISA/RU: FIPS,			Authorized officer			
Russia, 123995, Moscow, G-59, GSP-5,			R. Lopatkina			
Berezhkovskaya nab., 30-1 Facsimile No. +7 (499) 243-33-37			Telephone No. 499-240-25-91			

International application No.

INTERNATIONAL SEARCH REPORT

PCT/US 2014/039436

ategory*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No
Y	MARKS Michal et al. Heterogeneous GPU&CPU cluster for high performance computing in cryptography. Computer Science, 13(2) 2012, par. 5 "Parallel implementation of cryptography and cryptanalysis", par. 5.1. "Cryptography and cryptanalysis on GPU", par. 5.2. "Numerical results in HGCC"	11
Y	US 2011/0113011 A1 (ALTUS LEARNING SYSTEMS, INC.) 12.05.2011, par. [0037]-[0038], [0064]	18-19
A	US 7944450 B2 (LUCID INFORMATION TECHNOLOGY, LTD.) 17.05.2011	1-24