(12) STANDARD PATENT (11) Application No. AU 2002239695 B2 (19) AUSTRALIAN PATENT OFFICE	
(54)	Title Integrated circuit for conditioning and conversion of bi-directional discrete and analog signals
(51) ⁷	International Patent Classification(s) H03M 001/00
(21)	Application No: 2002239695 (22) Date of Filing: 2001.10.24
(87)	WIPO No: WO02/44996
(30)	Priority Data
(31)	Number(32)Date(33)Country09/694,8812000.10.24US
(43) (43) (44)	Publication Date:2002.06.11Publication Journal Date:2002.08.15Accepted Journal Date:2004.05.06
(71)	Applicant(s) Honeywell International, Inc.
(72)	Inventor(s) Ernst, James W; Younis, Mohamed
(74)	Agent / Attorney Davies Collison Cave, Level 15 1 Nicholson Street, MELBOURNE, VIC, 3000
(56)	Related Art US 3805242 US 4742515 US 5995033

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



РСТ

- (43) International Publication Date 6 June 2002 (06.06.2002)

(10) International Publication Number WO 02/044996 A3

- (51) International Patent Classification⁷: H03M 1/00(21) International Application Number: PCT/US01/50161
- (22) International Filing Date: 24 October 2001 (24.10.2001)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data: 09/694,881 24 October 2000 (24.10.2000) US
- (71) Applicant: HONEYWELL INTERNATIONAL INC. [US/US]; 101 Columbia Road, P.O. Box 2245, Morristown, NJ 07962 (US).
- (72) Inventors: YOUNIS, Mohamed; 5029 Columbia Road, Apt. 301, Columbia, MD 21044 (US). ERNST, James, W.; 5399 Alvamar Place, Carmel, IN 46033 (US).

- (74) Agents: YEADON, Loria, B. et al.; Honeywell International Inc., 101 Columbia Road, P.O. Box 2245, Morristown, NJ 07962 (US).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CII, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: INTEGRATED CIRCUIT FOR CONDITIONING AND CONVERSION OF BI-DIRECTIONAL DISCRETE AND ANALOG SIGNALS



(57) Abstract: An integrated circuit chip (105) for interfacing a digital computer (103) to sensors (101) and controlled devices (107) can be configured to accept and provide a variety of analog and discrete input and output signals. The circuit includes a plurality of signal conditioning cells (111), a plurality of signal conversion cells (113), and input and output signal multiplexors.

Published:

— with international search report

(88) Date of publication of the international search report: 29 August 2002

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette. 15

INTEGRATED CIRCUIT FOR CONDITIONING AND CONVERSION OF BI-DIRECTIONAL DISCRETE AND ANALOG SIGNALS

FIELD OF INVENTION

5 The present invention relates to the field of programmable input and output interfaces and in particular to an integrated circuit that can be programmed to accommodate various input/output signals with different characteristics at the same time and through the same interface.

10 BACKGROUND OF INVENTION

For any computer-controlled electrical system, the handling of input and output between components of the system is an important aspect of the system. An interface between components of a system can convert or condition an output signal from one component to become a compatible input signal in another component. This conversion or conditioning must be performed while maintaining the signal's integrity and accuracy.

Often, an input/output interface will have to coordinate input and output signals with extremely varied signal characteristics. For example, one component can have analog signals that need to be converted into digital signals in order to be analyzed by another component. In another instance, typical for aircraft, analog signals from one component can have a voltage range as great as (-15 to +28) volts while another component in the system has a voltage range of +/- 5 millivolts. Other situations entail having components that utilize both differential and single-ended signals that have to be input to another component.

Given the wide variety of signal characteristics that can exist within a given system, input/output interface designs are typically developed to apply to a specific system. In particular, for systems on an aircraft, sensors on the aircraft can produce widely different output signals that have to be converted and conditioned in order to be processed by the aircraft computers. Typically, a different input/output interface is

P:\OPER\GCP\2002239695 spe.doc-30/03/04

5

- 2 -

developed for every sensor to produce a digital stream of data readable by the aircraft computers.

Redesigning the input/output interface every time a new sensor is used wastes valuable time and money, as the designer must gain expertise with these sensors before designing the new interface. As such, there exists a need for a compact device that can be easily incorporated into a component system and programmable to handle a multitude of signals of varied characteristics to create a single standard interface between components of that system.

10 SUMMARY OF THE INVENTION

According to the present invention there is provided an integrated circuit providing a general purpose interface within an electrical system and capable of accepting input electrical signals with various characteristics and providing output electrical signals with various characteristics comprising:

- (a) a plurality of signal conditioning cells, each of said plurality of signal conditioning cells capable of accepting said input electrical signals with various characteristics and providing said output electrical signals with various signal characteristics and further comprising,
 - a pair of physical leads to provide a physical interface for each electrical signal in said system,

 (ii) an input conditioning circuit capable of buffering each of said input electrical signals with various characteristics into an input electrical signal with standard characteristics,

 (iii) an output conditioning circuit capable of buffering an output electrical signal with standard characteristics into each of said output electrical signals with various characteristics, and

 (iv) wherein said input conditioning circuit is connected to said physical leads and said output conditioning circuit it capable of being selectively connected to said physical leads;

(b) a signal conversion cell connected to each of said plurality of signal conditioning

30

20

cells and further comprising,

- (i) an analog to digital conversion circuit capable of converting each of said input electrical signals with standard characteristics into a plurality of input digital values,
- 5

 (ii) a digital to analog conversion circuit capable of converting a plurality of output digital values into each of said output electrical signals with standard characteristics;

- (c) an input signal multiplexor, interposed between said signal conditioning cells and said signal conversion cell, capable of selectively connecting each of said signal conditioning cells to said signal conversion cell and communicating said input electrical signal with standard characteristics therebetween; and
- (d) an output signal multiplexor means, interposed between said signal conditioning cells and said signal conversion cell, capable of selectively connecting said signal conversion cell to each of said signal conditioning cells and communicating said output electrical signal with standard characteristics therebetween.

15

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 depicts a generic block diagram of an aircraft computer interfacing with various sensors and controlled devices using an integrated circuit in accordance with an illustrative embodiment of our invention.

5

Figure 2 is a circuit diagram of a single conditioning cell in accordance with one embodiment of our invention.

Figure 3 is a circuit diagram of a single conversion cell in accordance with one embodiment of our invention.

10 DESCRIPTION OF THE INVENTION

Figure 1 depicts a typical aircraft system in which our invention may be employed. Sensors 101 on an aircraft produce continuously varying analog and or onoff discrete signals that need to be processed by the aircraft computer 103. Each sensor 101 can produce a signal that has different characteristics than other sensors because of the different types of sensors that are necessary to be on an aircraft. An integrated circuit 105 in accordance with our invention is interposed between the sensors 101 and the computer 103. The integrated circuit 105 can be installed in either the same line replaceable unit (LRU) as the aircraft computer or in a separate 'black box'. Each sensor 101 will transmit its signals to the integrated circuit 105 that conditions and converts the signals into a digital form that can be read by the aircraft computer 103. In turn, the aircraft computer 103 can send digital signals back to the integrated circuit 105. These signals will also be conditioned by the integrated circuit 105 and then transmitted to other controlled devices 107 on the aircraft.

Figure 1 also depicts the layout of one illustrative embodiment of the 25 integrated circuit 105 of our invention. The physical implementation of the integrated circuit 105 is advantageously embodied as a single semiconductor chip, but any other similar implementation can be used.

The integrated circuit 105 includes a number of signal conditioning cells (111A to 111N) that each provide pairs of physical leads (121A to 121N) and (122A to 122N) to physically connect the integrated circuit with the various types of signals within the component system. Each signal conditioning cell 111 can be configured by the aircraft computer 103 to condition a number of different signal types as described

- 5 below. The signal conditioning cells (111) condition each input signal by buffering the input signal characteristics into standard signal characteristics. for example -10 volt to +10 volt, that can be converted by a shared analog to digital converter 303, shown in Figure 3. The signal conditioning cells 111 condition each output signal by
- buffering a standard signal, for example -10 volt to +10 volt, that is provided by a 10 shared digital to analog converter 325 shown in Figure 3, into output signals with various signal characteristics. The signal conditioning cells 111 interface with a signal conversion cell 113 via an output multiplexor, for example a shared output analog signal bus 115 and an input multiplexor, for example a shared input analog signal bus 117. Signal conversion cell 113 includes registers that store digital values 15
- of the input and output signals and also configuration information for each of the signal conditioning cells 111. Signal conversion cell 113 also includes a sequencer and control module 343, shown in Figure 3, which organizes the interaction among the various internal cells of the integrated circuit 105.
- 20 Advantageously, an integrated circuit in accordance with our invention is able to accommodate both input signals and output signals. Figure 2 depicts a signal conditioning cell circuit that allows each channel to be programmed to accept input signals or produce output signals without affecting the signal. Physical leads 121 and 122 are connected to the inputs of an input amplifier 205 and connected through transmission gates to both a current driver 225 and a voltage driver 223. In one 25 embodiment of the invention, the input amplifier 205 is an operational amplifier and the physical lead 121 is connected to its non-inverting (+) input and physical lead 122 is connected to its inverting (-) input. Sequencer and control module 343 controls the on-off setting of current driver transmission gate 234 based on values that the aircraft computer 103 has stored in the configuration register file 341, shown in Figure 3. 30

WO 02/44996

5

Sequencer and control module 343 controls the on-off setting of voltage driver transmission gate 235 based on values that the aircraft computer 103 has stored in the configuration register file 341. Voltage driver 223 can also be programmed to function as a common mode voltage reference for a adjacent signal conditioning cell 111 by supplying an output, for example to connection point 123A. When a signal conditioning cell is configured to receive an input, both the current driver transmission gate 234 and the voltage driver transmission gate 235 are set into high impedance states by the sequencer and control module 343, shown in Figure 3.

When the signal on the signal-conditioning cell is to be output, the input operational amplifier 205 is still activated and will have no effect on the output signal. Having the input still activated while producing an output signal allows the invented system to be self-testing. Since the input is always connected to the final output, the input can be checked at any time to be certain that the output is functioning properly.

Referring again to Figure 2, the physical leads 121 and 122 interfacing with the signal conditioning cell 111 of integrated circuit 105 are paired up to create one 15 signal channel. Having two leads per signal channel is necessary in order to be able to accommodate both differential signals and single-ended signals. In addition to providing the physical leads, the signal conditioning cell 105 implements circuitry to be able to handle a number of different signal types. Input amplifier 205 buffers input 20 voltage signals. Load resistor 201 is connected across physical leads 121 and 122 via transmission gates 232 and 233 to convert input current signals into a voltage input for input amplifier 205. In one embodiment of our invention, transmission gates 232 and 233 are field effect transistors (FET) with "on" impedance of 190 ohms and load resistor 201 has a value of 620 ohms. Sequencer and control module 343 controls the 25 on-off setting of transmission gates 232 and 232 based on values that the aircraft computer 103 has stored in the configuration register file 341, shown in Figure 3.

When the signal conditioning cell 105 is producing an output signal on physical leads 121 and 122, this output signal is wrapped back for built-in test purposes and monitored as an additional input signal. All input signals are treated as 5

20

25

differential signal inputs. In instances where a single-ended signal is utilized, for example by an aircraft sensor, each signal conditioning cell 105 has a transmission gate 231 that allows one of the physical leads to be connected to a common ground point and an input 123, also shown in Figure 1, that allows another signal conditioning cell to provide a common mode voltage reference. By having two leads for the differential signal, the differential signal keeps its integrity and the singleended signal has a reference to its local ground. Discrete signals are treated as singleended analog signals thereby adding the benefits of programmable hysteresis and programmable debounce.

10 Referring to Figure 1, signal conversion cell 113 will either receive the input signals from or transmit an output signal to each signal-conditioning cell (111A to 111N). Referring back to Figure 3, for input signals from the signal selection module, The input operational amplifier 205 scales the signal to the full range supported by an analog to digital converter 303, shown in Figure 3, while maintaining signal integrity 15 and accuracy. A programmable gain module 207 is connected across the noninverting input of input operational amplifier 205. In one embodiment, the programmable gain module 207 is implemented as a system of resistors in parallel with transmission gates to switch them in or out of the circuit and vary the feedback resistance to determine the total gain according to the following formula:

Eq. (1)
$$V_{OUT} = \frac{R_{Feedback}}{R_{input}} * V_{Input}$$

The scaling step of the input operational amplifier 205 produces the maximum resolution for a number of signal ranges using a single range converter. For example, the scaling range for the signals should be able to handle ranges, typically found in aircraft, as great as -15V to 28V signals.

The signal can also be filtered through optional programmable low-pass filter 209 after passing the input operational amplifier 205. The filtering of the signal is

20

used mainly as an anti-aliasing low pass filter that can be implemented by a switched capacitor network.

Advantageously, our invention includes an input signal multiplexor. For example, after the signal optionally passes through the filter 209, it is routed into a multiplex transmission gate 241, which selectively determines when the signal is connected to the input analog signal bus 117 at connection point 127, as shown in Figure 1.

For output signals, either the current driver 225 or the voltage driver 223 can be enabled. The voltage driver 223 amplifies the voltage at a variable gain similar to the input operational amplifier 205. The current driver 225 has a set number of currents that can be selected when programmed. Output signals from both the current drivers and voltage drivers are presumed to be single-ended and reference to a local ground is provided as a signal return. An embodiment of the present invention to produce a differential signal uses two separate channels whereby one channel carries the true signal and the other carries the negative signal.

Figure 3 depicts the several components of the signal-conversion cell 113. Before transmitting the input signal to the analog to digital converter module 303, the signal conversion cell uses an input signal multiplexor, for example an input analog signal bus 117, shown in Figure 1, and a sample and hold module 301 to prepare the various analog input signals to be converted by the converter module 303. Input analog signal bus 117 is connected to each signal-conditioning cell 111 of the integrated circuit 105.

In one embodiment of the input signal multiplexor of our invention, the sequencer and control module 343 routes analog data from a selected signalconditioning cell 111 by activating the multiplex transmission gate 241, shown in Figure 2, in that particular cell. The selected signal is routed from connection point 127, via the input analog signal bus 117 and connection point 137 to the input of a sample and hold module 301. Sample and hold module 301 will sample a given signal and will hold the signal's analog value to ensure that a stable unchanging signal

WO 02/44996

is available to an analog to digital converter 303. The analog to digital converter 303 must have a stable analog input signal to ensure that proper conversion occurs. Analog to digital converters 303 convert the various analog signals to digital values. In one embodiment, the analog to digital converter has twelve bit precision.

5

10

A digital decoder 305 is used to map the various digital signals, after conversion to digital format, to input register file 307 at an address corresponding to the appropriate signal conditioning cell 111. When the data to be latched is placed on a bus that feeds to the register file, the address of the selected register is fed into the decoder by the sequencer and controller 343. The decoder sends a signal to the selected register's enable, and the data is latched into that register.

The digital signals are first transmitted to a digital decoder 323 that parses out the digital signals from the input register file 321. The digital decoder 323 ensures that only one output value at a time, stored in the registers is routed to the digital to analog converter 325. When the address of the selected register is fed into the decoder 323, the selected signal input is routed to the converter 325.

After digital to analog converter 325 converts the signal from a digital format to an analog format, the signal is routed via connection point 135 to an output signal multiplexor, for example the output analog signal bus, shown in Figure 1, and to each signal conditioning cell at connection point 125. The sequencer and control module 343 then asserts a digital signal to the sample and hold module 221 of the selected signal conditioning cell (111A to 111N) that will then hold the analog signal value present on the output analog signal bus.

Advantageously, the combination of transmission gates 241, an analog input analog signal bus 117, a sample and hold module 301 and a digital decoder 305 for the input path and the corresponding combination of digital decoder 323, output analog signal bus 115, and sample and hold modules 221 for the output path allow a reduction in the amount of analog to digital converters 303 and digital to analog converters 325 utilized, which saves space in the compact general purpose interface integrated circuit 105. Instead of implementing a separate converter for each physical

20

15

25

input/output channel, the signals are multiplexed and controlled to allow one converter to be used for multiple channels.

From the internal registers of the converters, the data is placed or taken from the integrated circuit's register files 307 and 321. The register files 307 represent the interface to the chip from the computer 103. Three groups of register files are needed for input data, output data and configuration data. The number of registers per file depends on the number of signals the chip is designed to handle. The size of each register depends on the accuracy of the conversion logic. For twelve-bit precision, a register with twelve-bit memory capacity is needed.

Reading the input register file can access values associated with samples of input signals. The aircraft computer will be able to access the information from the sensors 101 by accessing these input registers. To output information through the invented system, the aircraft computer 103 can write the data to the output register file.

Advantageously, the double-buffering system described above using aircraft computer internal system files and the interface register files of the present invention is useful for asynchronous access to the chip to ensure stability of the sampled values before processing them or being read out of the chip. A further embodiment of our invention allows the aircraft computer to also directly access the analog to digital converter's registers and the digital to analog converter's registers.

The configuration register file 341 stores the gain and type of conditioning for each signal. Using the values stored in the configuration file register, the sequencer and control module 343 can organize the interaction among the internal modules and handle the mapping of the internal registers of the converters. The sequencer and control module 343 can also reconfigure the modules and control access to input register file 321 and output register file 307. The sequencer and control module 343 ensures the correct order of internal operations and the synchronization of the input and output data streams.

10

5

15

20

25

P:\OPER\GCP\2002239695 spe.doc-30/03/04

- 10 -

The present invention is not to be considered limited in scope by the preferred embodiments described in the specification. Additional advantages and modifications, which will readily occur to those skilled in the art from consideration of the specification and practice of the invention, are intended to be within the scope and spirit of the following claims.

5

The reference to any prior art in this specification is not, and should not be taken as, an acknowledgment or any form of suggestion that that prior art forms part of the common general knowledge in Australia.

Throughout this specification and the claims which follow, unless the context requires otherwise, the word "comprise", and variations such as "comprises" and 10 "comprising", will be understood to imply the inclusion of a stated integer or step or group of integers or steps but not the exclusion of any other integer or step or group of integers or steps.

FOT USD1 SD161

Attorney Docket No.: 450-00-003

What is claimed is:

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

1 1. An integrated circuit providing a general purpose interface within an electrical 2 system and capable of accepting input electrical signals with various 3 characteristics and providing output electrical signals with various characteristics 4 comprising:

- (a) a plurality of signal conditioning cells, each of said plurality of signal conditioning cells capable of accepting said input electrical signals with various characteristics and providing said output electrical signals with various signal characteristics and further comprising,
 - (i) a pair of physical leads to provide a physical interface for each electrical signal in said system,

 (ii) an input conditioning circuit capable of buffering each of said input electrical signals with various characteristics into an input electrical signal with standard characteristics,

 (iii) an output conditioning circuit capable of buffering an output electrical signal with standard characteristics into each of said output electrical signals with various characteristics, and

 (iv) wherein said input conditioning circuit is connected to said physical leads and said output conditioning circuit is capable of being selectively connected to said physical leads;

(b) a signal conversion cell connected to each of said plurality of signal conditioning cells and further comprising,

 (i) an analog to digital conversion circuit capable of converting each of said input electrical signals with standard characteristics into a plurality of input digital values,

per user ser er

Attorney Docket No.: 450-00-003

28

29

30

31

32

33

34

35

36

37

1

2

3

1

2

3

3

4

(ii) a digital to analog conversion circuit capable of converting a plurality
 of output digital values into each of said output electrical signals with
 standard characteristics;

(c) an input signal multiplexor, interposed between said signal conditioning cells and said signal conversion cell, capable of selectively connecting each of said signal conditioning cells to said signal conversion cell and communicating said input electrical signal with standard characteristics therebetween; and

(d) an output signal multiplexor means, interposed between said signal conditioning cells and said signal conversion cell, capable of selectively connecting said signal conversion cell to each of said signal conditioning cells and communicating said output electrical signal with standard characteristics therebetween.

1 2. The integrated circuit of claim 1, wherein each signal conditioning cell is 2 programmable to either accept input signals or to produce output signals.

3. The integrated circuit of claim 1, wherein each signal conditioning cell is programmable to handle either an input discrete signal or an input analog signal with particular signal characteristics.

4. The integrated circuit of claim 1, wherein each signal conditioning cell is programmable to provide either an output voltage electrical signal or an output current electrical signal with particular signal characteristics.

1 5. The integrated circuit of claim 1, wherein said input conditioning circuit of 2 said signal-conditioning cell further comprises:

 (a) an input amplifier to buffer said input electrical signals, and including a first input, a second input, and an output;

PCT (PSO1) SO1 61

Attorney Docket No.: 450-00-003

- (b) a load resistor that can be selectively switched across the first input and the second input of said input amplifier as required to convert an input current electrical signal into a voltage level input for said input amplifier; and
 - (c) a programmable gain module capable of adjusting voltage levels of said input electrical signals with various characteristics into standard characteristic voltage levels.
- 1 6. The integrated circuit of claim 5, wherein said input conditioning circuit of 2 said signal-conditioning cell further comprises:

<u>,</u>1 6

.

5

6

7

8

9

10

3

4

3

4

5

6

7

8

9

10

3

4

5

- (a) a programmable low pass filter connected to the output of said input amplifier.
- 1 7. The integrated circuit of claim 5, wherein said input signal multiplexor further 2 comprises:
 - (a) an analog input signal bus;
 - (b) a plurality of transmission gates that can individually be switched between
 a high impedance state and a low impedance state and can selectively connect
 the output of each said input amplifiers of each of said signal conditioning
 cells with said analog input bus; and
 - (c) an input sample and hold circuit, to hold voltage levels, interposed between said analog input signal bus and said analog to digital conversion circuit of said signal conversion cell.
- 1 8. The integrated circuit of claim 1, wherein said output conditioning circuit of 2 said signal conditioning cell further comprises:
 - (a) a voltage driver with an input and an output;
 - (b) a current driver with an input and an output, wherein the input of said current driver is connected to the input of said voltage driver;

An integrated circuit providing a general purpose interface within an electrical

system substantially as hereinbefore described with reference to the accompanying drawings.

5 DATED this 30th day of March, 2004
 HONEYWELL INTERNATIONAL, INC.
 by its Patent Attorneys
 DAVIES COLLISON CAVE

10

9.

1/3

FIG. 1





3/3 FIG. 3

