


가

DC



31 (unidirectional progressive scanning system) 가 31.5KHz

31,75 μ s (bidirectional scanning system) 32 63.0KHz 가 1050 15,87 μ s (resolution)가 가 (luminance)가 가 (interval) 가 (sharpness)가 가 (c)

10-23290

10-23290 h5 p (33). h2 p

10-23290

(dark portion)

(synthesizing circuit)
(magnetic field)

가

(dist

ance)

(time axis reversion circuit)

가

(potential)

(clamping circuit)

가

가

(position)

가

가 . , , 가 .
 , , (difference) ,
 .
 , ,
 . , , .
 , , 1
 2 1 , 1 1 2 2
 2 (multiplication circuit)
 , 1 , 2 ,
 . 1 2 ,
 1 . 1 2 ,
 0 , 2 가 1 2 0
 , , 가 0 가 ,
 , 가 2 ,
 , 2 , 2
 , 1 ,
 , 1 , 1
 , , 가 ,
 , 가 ,
 가 2 2
 2 3 가 3 2
 2 가 3 , 2
 3 3 가 ,
 3 가 3 , 3
 , 3 CRT , (metal case) CRT
 , CRT ,
 , , (sensitivity)가 가 ,
 , ,

, CRT
(deflection yoke)

(frequency domain emphasis circuit)

가

가

가

가

가

가

(magnetic field)

가

(difference)

(frequency domain emphasis circuit)

가

가

가

가

가

(magnetic field)

가

(distance)

(potential)

가

가

가

가

가

가,

CRT

가

1

2

3

4
 5 1
 6
 7
 8
 9 5 (vertical correlation detection circuit)
 10 1
 11 2
 12 3
 13 4
 14 (retrace period reversion circuit)
 15 14
 16
 17 16
 18 16
 19 16 (singular point detection unit)
 20
 21 19
 22
 23 CRT
 24 CRT
 25 23 24
 26 1
 27 26
 28
 29 27
 30
 31
 32
 33

1
 1 (1), (2), (3),
 (CRT)(4), (5), (6), (7), (8), (9)
 (4) LH, VMH, LV, VMV
 (1)
 (3) (2) C (1)
 (3) (1) V H
 (5) (distortion correction circuit),
 (linearity correction circuit), S (S shaped correction capacitor) (5)
 (1) H (4)
 (6) (pre-driving circuit), LH
 (1) Y (4)
 (7) VMH
 automatic focusing control circuit), (flyback transformer), (dynamic a
 (4) 가
 (8) (1) H
) V (4) (

Y (9) H , 5 가 , (1) (4) VMV () SF) , 2 3 (

2(a) , 2(b) L1 L7 p1 p7 , L2 L6 p2 p6 , p1 p7 L3, L4, L5 p3, p4, p5 가 L1 L7 , L1 L7 가 L1 L7 p1 p7 2(a) , L2 L6 L1 L7 가 L1 L7 p1 p7 2(b) , L2 L6 L1 L7 L1 L7 L2 L6 L1 L7 (white level) L2 L6 3(a) , 3(b) L1, L2, L6, L7 10% , L3, L5 70% 3(a) L4 100% 3(a) , 70% L3 L5 10% L2 L6 L3 L5 가 , 3(b) , L2 L6 L3 L5 (bright scanning line) (dark scanning line)

4 가 , (trace) (retrace) 4(a) 1 (8) IV 4(b) SA 4(a) SA H IV V IV , 4(b) SA 1 (5)) 가 , 4(a) 5 1 (9) 6(a) 7 5 6(b) (9) (11), (12), (13), CPU(17) (14), (15), (16), CPU(Central Processing Unit)(17) SG CPU(17) (16) (5) LH (9) VMV (8) LV (11) (13), (15) (14) (15) , CPU(17) 7 가 6 가 5 가 (13) (12) , 7

6(a) , L1, L2, L5, L6 , L3, L4
 , 6(b) , L3 L2 L3
 , L4 L5 L4

5 (11) H SA
 (12) Y , 가 ,
 , SB
 , P1 , P2가
 , SB P1 , P2

(13) (12) SB
 , (12) SC SC 0 H
 (14) DC V₀ (13) SC H
 (15) (11) SE SA (14) S
 (16) (15) SE VMV SG
 (16) (16) SF SG 8

8(b) 8(a) 8(b) , 2 , 1/2 , 8(a)
 , 525 , (16) 2 , 1050
 , 1 1 , 7 , 2 SF
 (16) , 1 , L2 L4 8(a) 8(b)
 1 (4) L1 L3 (curved) 가

9 5 (12)
 9 (23, 24), (25), 가 (26), A/D(Analog-to-Digital) (21), (rounding circuit)(22),
 (27), (28), AND (29)

A/D (21) 1 (1) (22) A/D (21) Y 8
 , 4 2 (23) (22) a 1 , 4
 b (24) (23) b 1
 4 c (25) (24) 가 (26) (22)
 (a-c) 가 MBS가 "1" a 가 c (a-c) 2
 (a-c) MBS가 "0" (a-c)

4 MAGTH (27) CPU(17) (27)
 (27) 가 (26) (a-c) e
 d (lower edge) (upper edge)
 (27) (a-c) MBS가 "0" , , a-c 0 , 가
 MBS가 "1" , , a-c 0 d "1" (27) (a-c)
 가 , (27) 가 (a-c) MBS가 0 d "0"
 가 , 가 e "1" , (a-c) MBS가 0
 , n=0, 1, 2, 3, 4, 5, 6, 7 (28) CPU(17) 8 4 MTHn
 (27) (28) e (23) d , b

10 "0000", "0001", "00
 10". "0011", "0100", "0101", "0110", "0111"
 TH7 MTH0, MTH1, MTH2, MTH3, MTH4, MTH5, MTH6, M
 (28) b n MTHn
 00"(=4)가 b 4 MTH4 "01
 (28) d가 "0"
 , d가 "1"
 0 (28) e가 "0"
 가 0 가 AND (29)
 (28) VVMON "1" 가 AND (29) VVMON "0" (28)
 , AND (29) "0" AND (29)
 5 (28) SB CPU(17)
 11 MTH0, MTH1, MTH2 "0011", "0100", "0101", "0110", "0111"
 MTH3, MTH4, MTH5, MTH6, MTH7 b 2
 12 MTH0, MTH1, MTH2, MTH3 "0111" MTH4, MTH5,
 MTH6, MTH7
 13 MTH0, MTH1, MTH2 "0001", "0010", "0011", "0101" MT
 H3, MTH4, MTH5, MTH6, MTH7 (coring processing)
 가
 14 5 (retrace period reversion circuit)
 14 (45), (46), (41) (13) (41, 42), (43), D/A (44),
 (42)
 (46) TWRE, TWADR, TRDE,
 TRADR, RWRE, RWADR, RRDE,
 SEL
 (41) TWRE, TWADR, TRDE, TRADR
 RRADR, RWRE, RWADR, RRDE,
 SEL
 9 (41, 42) (42) (43) SB (41, 42) DI
 (43) SEL S1 S2
 D/A (44) D/A (44) (43) D
 C (45) SC (14) SC 0
 9 SC 5 (14) 가 (22) 4
 , A/D (21) 8 가 (22) (2)
 2) 가 (26) a, b, c 가 4 8
 15 14
 1 가 DI가 0 N 0 N (41, 42)
 RWRE, RRDE TWRE, TRDE,
 (enable state)

(41) TWRE가 , , TWADR
(41) 0 N , N DI (41)
0 N TRADR (41) 0 N TRDE가 , 가
(41) 0 N (41) TRDE가 (42)
RWRE가 , RWADR (42) 0 N
(41) DI가 (42) N
DE (41) TWRE가 (42) RR
, 가 , RRADR (42) N 0 RR
(42) (43) (41) S1 DO
DO (42) S2 DO
(41) 가 DO , ()
42) 가 가 DO (42) , ,
, , ,
, , , VMV ,
가, SD가 (14) ,
(12) (12) (13)
16 (12)
16 (67, 68), (69), (12) A/D (61), (62, 63, 64, 65), (66),
(70), (limiter)(71), AND (72), (73)
A/D (61) 1 (1) Y 8 a1 8
(62) A/D (61) a1 1 , 8
b1 8 (63) (62) b1 1 c
1 1 , c1 8 (64) (63) (65) (64)
d1 1 , e1 8 A/D (61) a1
(66) (65) f1 , (65) , A/D (61)
(63) c1 2 (65) , A/D (61)
e1 a1 2 2
, f1 2
(67) 가 (68) 가
f1 , g1 (68) 가
(63)
c1 , h1
(69) (67) g1 (68) h1 1
, (70) (69) (69) (71)
(71) (73) (73) H1
(71) (71) (73) (70)
(70) (71) AND (72) , VVMON "1" ,
VVMON AND

가 , AND (72) (71)
 (72) "0" VVMON "0" , AND (72) 5 , AND (13)
 SB (67) 17(a) f1 0 2.0 가 17(a) f1 가 g1 가 0
 f1 가 Pa La 1 1.0 17(b) (67) f1 0 2.0 가 17(a) f1 가 g1 가 0
 f1 가 Pa La 1 1.0 17(b) (68) f1 0 1.0 가 17(b) c1 가 h1 가 0
 c1 가 Pa Lb 1 1.0 18 () L0 L9 18(b) P0 P9 L1, L3, L
 7, L9 18(a) L2 L6 P2 P6 가 L3 L
 P3 5 P5 L4, L5, L6 ETH L3 L4 L5 L6 P4 L
 18(b) P6 L5 P5 L3, L4, L5 L7 L6 P3 P7 L4 L5 L4 L3 P4 L6
 19 16 (singular point detection unit)(73) (73) 2 (111), (112, 113, 114, 115), (1
 16, 117, 118, 119), AND (120, 121), OR (122) (111) .2 (111) th 16 (11
 2) 2 A/D (61) 2 , 1 (111) A1 th 16 (11
 B1 (113) (112) B1 2 , 1

1 C1 (114) (113) C1 2
D1 1 (115) (114)
(116) 2 (111) A1 (117) (112)
(118) B1 (114) (117) D1 (119) B1 (115)
E1 (117) (113) C1, (114) D1,
(119) AND (120) 4 (116)
(112) B1, (113) C1, (118)
AND (121) 4 AND (120) F1, AND (121)
G1 OR (122) 2 OR (122) 16 ()
71) H1 . (73) (73)
20 20 21 21 19
20 , L0 L9 가 P0 P9 L1, L3, L
7, L9 , L4 P4 ETH , L4 ()
20 L6 L2 P2) L4 L L
3 , L6 L8 L4 P6 ETH , L
6 (, L7 L4 P4) L4 L
L6 L6 , L47가 L6 ,
L4 L4
L6
A1, B1, C1, D1, E1 L7, L6, L4, L2, L1 P7, P6, P4, P2, P1 ,
L4 가 A1 E1 "0", "1", "1", "0", "0" ,
21 , AND (121) G1 "1" H1 "1" ,
A1, B1, C1, D1, E1 L9, L8, L6, L4, L3 P9, P8, P6, P4, P3 ,
L6 가 A1 E1 "0", "0", "1", "1", "0" ,
21 , AND (120) F1 "1" H1 "1" .
L4 H1 "1" , 16 (71)
L5 L5
525 (interlaced scanning system) 가 525 525
(,)
525 525
16 (12) , 가 ,
, 525 , ,
525 1/2 . 525 ,
1050 (12) , 가 , 16
525 (STB) 525 가 ,
525 가 525
1050 (12)가 , 가 , 16
525 525 , 525
1050 1050 , 가 ,
가 .

가

22 3 (12)

22 (12) 16 (12)

(74), (75, 76), (77), (78)가 22 (12)

(74) (64) (12) d1 (62) b1

(64) (62) d1

b1 1 1

(74) 1

(75) (67) 가 가

(76) (68) 가 가

(69) (75) (63) c1 (76)

(78) (69) (77)

CNT 가 가

22 (12) 16

22 (12) (12) (69) 가 (77)

가 (78)

23 24 CRT(4) VMV 24 VMV 23

23 24 , CRT(4) (401) (neck)(401a) (cone)(401b)

(410) (401) (401a) (410)

(411) (420) 1 LH LV

(420) CRT(4) (401a) (401b) (401a)

23 , VMV (420) CRT(4) (401a) (401b) 24

25 23 24 VMV

25(a) 25(c) 24 VMV VMV

25(a) (501) (501) (502) 25

(b) 25(a) R1 가

L11 L10 VM VM

가 CRT(4) (401a) 23 (411)

(410) (111) (410) (411)

L10 L11 (600) 25(b)

VMV 가 VMV (420) 24

(410) (411) VMV 가 가

L10 L11 (600) 25(c)

VMV (420)

26 1

26 (18)가 (9a) 5 (12) (9) (13)

26 (12) Y 가
 SB1
 (18) (18) SB1가 (13)
 (18) SB2 SB2 (18)
 SB2 (18)
 26 (19) 5 (19)
 27 26 (9a) (18) (182), 가 (183)
 (18) (181), (181), (182), 가 (183)
 D/A 가 (181), (12) (182), 가 (183)가 , 26
 (13) A/D 가 (18) (18)
 (181) , 1 28
 (181) (184) (185) 1 28
 29 27 (181) , 가 (183) 가 29
 27 (18) (18) SB1 1 SB1 EG1 T2
 SB1 T1 , SB1 SB1 SB1
 (181) 가 (183) (12) (182) T2
 EG1 SB1 EG2 가 (183) SB1
 가 (813) SB1 EG2 가 SB2
 SB2
 , 25(a) , L10 , L11 (600) 25(c)
) , 26 (9a)가
 (420) 24 VMV VMV
 24 가 (410) , 5 , VMV
 CRT(4) 가 (9) (9)
 26 (9a)가 , CRT(4) (420)
 가
 30 30 (9b)
 30 , (12), (18), (16)
 (12) (16) 5 26 (12) (16)
 (18) (18) 26 (18)
 30 (9b)가 , 가

가

(57)

1.

2.

3.

field) (synthesizing circuit) (magnetic

4.

3

(distance)

(time axis reversion circuit)

5.

3

(clamping circuit)

(potential)

6.

3

7.

6

8.

6

(position)

9.

(difference)

10.

9

, ,

1 1
2 1 2 1

2

11.

10

1 , 1
0 , 가 , 2
0

12.

9

, ,

2

, 2

13.

9

, ,

1

, 1

14.

9

, 가

15.

14

, 가 , 2 2
3 , 3 가 , 가
3 , 2 2
3 가 3

16.

(CRT) ,
(metal case)

16 17.

(deflection yoke)

18.

equency domain emphasis circuit)

(fr

18 19.

가 가 20.

21.

(magnetic field)

22.

(difference)

23.

(frequency domain emphasis circuit)

24.

23

가 가

25.

26.

27.

(magnetic field)

28.

27

(distance)

29.

27

(potential)

30.

31.

32.

33.




34.




35.


36.

37.

38.










8

(a)



(b)





10

MThn	이동 거리
n = 0	0 0 0 0
n = 1	0 0 0 1
n = 2	0 0 1 0
n = 3	0 0 1 1
n = 4	0 1 0 0
n = 5	0 1 0 1
n = 6	0 1 1 0
n = 7	0 1 1 1

11

MTHn	이동 거리
n = 0	0 0 0 0
n = 1	0 0 0 0
n = 2	0 0 0 0
n = 3	0 0 1 1
n = 4	0 1 0 0
n = 5	0 1 0 1
n = 6	0 1 1 0
n = 7	0 1 1 1


12

MTHn	이동 거리
n = 0	0 0 0 0
n = 1	0 0 0 0
n = 2	0 0 0 0
n = 3	0 0 0 0
n = 4	0 1 1 1
n = 5	0 1 1 1
n = 6	0 1 1 1
n = 7	0 1 1 1




13

MTHn	이동 거리
n = 0	0 0 0 0
n = 1	0 0 0 0
n = 2	0 0 0 0
n = 3	0 0 0 1
n = 4	0 0 1 0
n = 5	0 0 1 1
n = 6	0 1 0 0
n = 7	0 1 0 1


14





15




16




17




18



19




20




21

A1	B1	C1	D1	E1	F1	G1	H1
0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0
0	0	0	1	0	0	0	0
0	0	0	1	1	0	0	0
0	0	1	0	0	0	0	0
0	0	1	0	1	0	0	0
0	0	1	1	0	1	0	1
0	0	1	1	1	0	0	0
0	1	0	0	0	0	0	0
0	1	0	0	1	0	0	0
0	1	0	1	0	0	0	0
0	1	0	1	1	0	0	0
0	1	1	0	0	0	1	1
0	1	1	0	1	0	1	1
0	1	1	1	0	0	0	0
0	1	1	1	1	1	0	0
1	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	0
1	0	1	0	0	0	0	0
1	0	1	0	1	0	0	0
1	0	1	1	0	1	0	1
1	0	1	1	1	1	0	0
1	1	0	0	0	0	0	0
1	1	0	0	1	0	0	0
1	1	0	1	0	0	0	0
1	1	0	1	1	0	0	0
1	1	1	0	0	0	0	0
1	1	1	0	1	0	0	0
1	1	1	1	0	1	0	0
1	1	1	1	1	0	0	0
1	1	1	1	1	1	0	0


22




23




24




25
(a)




(b)




(c)






26




27








32



33

(a)



(b)

