

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
1 September 2005 (01.09.2005)

PCT

(10) International Publication Number  
WO 2005/081256 A1

(51) International Patent Classification<sup>7</sup>: G11C 11/04

(21) International Application Number:  
PCT/SG2005/000022

(22) International Filing Date: 27 January 2005 (27.01.2005)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
200400804-1 19 February 2004 (19.02.2004) SG

(71) Applicant (for all designated States except US): AGENCY FOR SCIENCE, TECHNOLOGY AND RESEARCH [SG/SG]; 20 Biopolis Way, #07-01 Centros, Singapore 138668 (SG).

(72) Inventors; and

(75) Inventors/Applicants (for US only): CHONG, Tow Chong [SG/SG]; 6 Jalan Rendang, Singapore 428344 (SG). SHI, Lu Ping [CN/SG]; Blk 141, Bukit Batok St. 11, #14-29, Singapore 650141 (SG). ZHAO, Rong [CN/SG]; Blk 343, Bukit Batok St. 34, #04-106, Singapore 650343 (SG). MIAO, Xiang Shui [CN/SG]; Blk 439, Choa Chu Kang Ave. 4, #08-435, Singapore 680439 (SG).


TAN, Pik Kee [MY/SG]; Blk 16A, West Coast Road, #01-03, Singapore 127303 (SG). MENG, Hao [CN/US]; ECE Department, 4-174D, 200 Union Street S.E., Minneapolis, Minnesota 55455 (US). YI, Kai Jun [CN/SG]; Blk 230, Choa Chu Kang Central, #05-161, Singapore 680230 (SG). HU, Xiang [CN/SG]; Blk 60, Telok Blangah Heights, #06-65, Singapore 100060 (SG). LI, Ke Bin [CN/SG]; Blk 290 D, Bukit Batok East Ave. 3, #13-366, Singapore 651290 (SG). LUO, Ping [CN/SG]; Blk 701, #13-30 Choa Chu Kang St. 53, Singapore 680701 (SG).

(74) Agent: ALLEN & GLEDHILL; One Marina Boulevard, Singapore 018989 (SG).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

[Continued on next page]

(54) Title: ELECTRICALLY WRITEABLE AND ERASABLE MEMORY MEDIUM



(57) Abstract: A memory cell for an electrically writeable and erasable memory medium as well as a memory medium thereof is provided. The memory cell comprises a data recording element, the data recording element has a plurality of multiple-layer structure disposed one on top of another; each the multiple-layer structure comprising a plurality of sequentially disposed individual layers. At least one of the plurality of individual layers is capable of changing phase between a crystalline state and an amorphous state in response to an electrical pulse, one of the plurality of individual layers having at least one atomic element which is absent from other one of the plurality of individual layers, and the plurality of multiple-layer structure is of a superlattice-like structure to lower a heat diffusion out of the data recording element to shorten a phase change time of the respective individual layers.

WO 2005/081256 A1



(84) **Designated States** (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

**Published:**

— with international search report

## **ELECTRICALLY WRITEABLE AND ERASABLE MEMORY MEDIUM**

### **FIELD OF THE INVENTION**

The present invention relates to a solid state data storage medium. In particular, it relates to an electrically writeable and erasable solid state memory medium.

### **BACKGROUND OF THE INVENTION**

To meet the demand of the data storage industry, various types of media are developed for data storage purposes, which include magnetic storage devices such as hard discs and floppy discs; optical storage discs such as CD-ROMs, CD-Rs, CD-RWs; as well as solid state memory devices, such as RAMs, ROMs, flash memories, dynamic random access memories (DRAMs).

Developed in the 1970s, the chalcogenide-based random access memory (C-RAM) is one type of the solid state memory which is electrically writeable and erasable. A C-RAM is an inexpensive, non-volatile memory device that is virtually impervious to radiation damage or hostile electronic interrogation, and therefore has commercial potential as a memory product for computing and data storage field, with applications ranging from smart appliances and desktop computers to new kinds of consumer products.

A conventional type of C-RAM device is disclosed in, for example, US Patent 5,912,839 issued to Ovshinsky et al, as shown in Fig. 1. This type of C-RAM device comprises a single crystal silicon semiconductor wafer 10 as a substrate, a memory material 36 of a single phase-change layer structure formed on the substrate, a first spacedly disposed contact 6 adjoining the volume of memory material 36, and a second spacedly disposed contact 8A adjoining the volume of memory material 36.

One of the key features of the C-RAM for storing data is its phase-change ability between the amorphous state and the crystalline state when an external energy is applied, such as an electrical current. In the data-writing process, a tiny volume of phase-change

- 2 -

medium of the C-RAM memory element is melted by being heated with sufficient electrical energy to a temperature above its melting point, and rapidly cooled to room temperature to form the general amorphous state. In the data-erasing process, the phase-change medium is annealed at a temperature between the crystallizing temperature and the melting point to form the crystalline state.

One of the important criteria to access the phase-change ability is the data-transfer rate which is dependent on the attainable crystallization speed from the amorphous state to the crystalline state. Studies have shown that for the type of C-RAM device disclosed in the Ovshinsky's patent, in order to complete the phase-change process, the electrical current must have a pulse width of at least 50 to 200 nanoseconds (ns). When the pulse width is shortened beyond this limit, e.g. 20 ns, the device will not response with necessary phase change. Therefore, problems may arise, in particular, when the crystallization speed is not high enough to match the speed with which the electrical current passes over the medium. In such a case, the amorphous regions from the previous recording cannot be completely recrystallized during the data writing process. This causes data-recording distortion and a high level of noise.

One approach to increase the data transfer rate, or switching speed in C-RAM device is the adoption of stoichiometric compound phase-change materials as the memory material. Materials based on various different proportions of Ge-Sb-Te have also been investigated. Studies show that however, the switching speed of a regular stoichiometric phase-change material, such as  $\text{Ge}_1\text{Sb}_2\text{Te}_4$  or  $\text{Ge}_2\text{Sb}_2\text{Te}_5$  is about 50 ns to 100 ns. Therefore, these attempts have not presented a significant improvement on the switching speed of C-RAM devices.

There is therefore a need to provide an improved electrically writeable and erasable memory medium having a high data transfer rate, i.e. the medium is capable of changing phase in a shorter time of, for example, below 20 ns.

## SUMMARY OF THE INVENTION

It is an object of the present invention to provide an electrically writeable and erasable memory medium for data storage, which has a significantly reduced access time than that existing in the prior technology.

In accordance with a first aspect of the present invention, there is provided a data recording element for a memory cell of a writeable and erasable memory medium. The data recording element has a laminated structure of two or more multiple-layer structures. Each said multiple-layer structure comprises a plurality of sequentially disposed individual layers. At least one of the plurality of individual layers in each multiple-layer structure is formed of a material capable of changing phase between a crystalline state and an amorphous state in response to an electrical pulse. One of the plurality of individual layers is made of a material having at least one atomic element which is absent from other one of the plurality of individual layers. The multiple-layer structure lowers a heat diffusion out of the data recording element. Energy loss due to the heat diffusion is reduced and accordingly, phase change time of the respective individual layers is shortened hence a high data transfer rate can be obtained.

Preferably, the plurality of sequentially disposed individual layers are disposed in the same sequence in at least two said multiple-layer structures.

Alternatively, the plurality of sequentially disposed individual layers are disposed in a different sequence in at least two said multiple-layer structures.

Preferably, each individual layer has a thickness in a range of about 0.1 nm to about 10 nm and more preferably, all the individual layers have the same thickness.

Alternatively, the ratio of thickness of any two of the individual layers ranges from about 0.1 to about 10.

- 4 -

Preferably, the total thickness of the individual layers is in a range of about 5 nm to about 500 nm and more preferably, the total thickness of the individual layers is in a range of about 5 nm to 100 nm.

Preferably, the resistance of said at least one individual layer in the crystalline state is lower than that in the amorphous state.

In accordance with a second aspect of the present invention, there is provided a memory cell for an electrically writeable and erasable memory medium as well as a memory medium thereof, the memory cell comprises a data recording layer, wherein the data recording layer forms a superlattice-like structure.

Preferably, the thermal conductivity of the superlattice-like structure is reduced by varying at least one of the compositional materials, the superlattice period and the thickness of the structure.

In accordance with a third aspect of the present invention, there is provided a method of producing a data recording element for a memory cell of electrically writeable and erasable memory medium. The method comprises depositing a first multiple-layer structure on a substrate and depositing one or more further multiple-layer structures on said first multiple-layer structure to form a laminated structure. Said first or further multiple-layer structure has at least two individual layers, at least one of said individual layers is formed of a material capable of changing phase between a crystalline state and an amorphous state in response to an electrical pulse, and one individual layer is made of a material having at least one atomic element which is absent from another individual layer.

Preferably, depositing a first or further multiple-layer structure includes sequentially depositing a first individual layer of a first material and one or more further individual layers of a further material different from said first material.

**BRIEF DESCRIPTION OF THE DRAWINGS**

Fig. 1 is an enlarged cross sectional view of a prior art electrically writeable and erasable memory medium;

Fig. 2A is a schematic diagram showing an electrically writeable and erasable memory medium according to the present invention;

Fig. 2B is an enlarged cross sectional view of a memory cell of the electrically writeable and erasable memory medium according to one embodiment of the present invention;

Fig. 3 is an enlarged cross sectional view of a data recording element of a memory cell for an electrically writeable and erasable memory medium according to another embodiment of the present invention;

Fig. 4 is an enlarged cross sectional view of a data recording element of a memory cell for an electrically writeable and erasable memory medium according to a further embodiment of the present invention;

Fig. 5A is a graph showing an experimental curve of the write-erase properties of the memory medium according to the present invention;

Fig. 5B is an oscilloscope screen print showing a pulse current curve during a data-writing process of the memory medium according to the present invention;

Fig. 6 is a graph showing the resistance against pulse current of the memory medium according to the present invention.

Fig. 7 is a flow chart showing a method of producing a memory cell for a writeable and erasable memory medium according to the present invention, and

Fig. 8 is a partial cross sectional view of a memory cell of the electrically writeable and erasable memory medium according to a further embodiment of the present invention.

### **DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS**

As shown in Figs. 2A and 2B, a memory cell 200 of an electrically writeable and erasable memory medium 20 according to one embodiment of the present invention comprises a substrate such as a semiconductor wafer 210, a first contact 220 and a second contact 230 formed on the substrate 210. A data recording element 240 is formed between the first and the second contacts 220 and 230, and an insulating material 250 is provided for isolating the memory cell from other cells. A high temperature electrode 225 is formed adjacent the data recording element 240. In the memory medium 20, there are formed an array of two-dimensional or three-dimensional memory cells 200.

The data recording element 240 comprises a plurality of multiple-layer structures 242, 244, and each multiple-layer structure 242, 244 comprises at least two sequentially disposed individual layers 242a, 242b and 244a, 244b, respectively. The individual layers in each multiple-layer structure 242, 244, i.e. individual layers 242a and 242b, are formed of different materials, and at least one of the individual layers 242a or 242b is formed of phase-change material. When referring to different materials forming the individual layers 242a, 242b and 244a, 244b, etc, it includes a situation where at least one of the individual layers is made of a material having at least one atomic element which is absent from other one of the individual layers. The phase-change material may be one or more selected from the group of elements or alloys including Ge, Te, Sb, Ag, GeTe, SbTe, AgIn, GeSbTe, AgInSbTe, TeAsGe, TeSeS, TeSeSb, InSbTe, TeGeSn, In, Cr, N, Se, Sn, Si, Bi and Ag. Likewise, the individual layers 244a and 244b in the second multiple-layer structure 244 may be formed of the respective same material as individual layers 242a and 242b.

In one embodiment, the at least one of the plurality of individual layers is deposited in the crystalline state to provide crystalline cores to shorten the phase change time of the respective individual layers. In another embodiment, the at least one of the



plurality of individual layers has a resistance in the crystalline state, which is lower than that in the amorphous state.

In one embodiment, the first individual layers 242a and 244a in each multiple-layer structure are formed of one type of material, such as  $\text{Sb}_2\text{Te}_3$ , and the second individual layers 242b and 244b in each multiple-layer structure are formed of another type of material, such as GeTe. In this embodiment, individual layer 242a, formed of  $\text{Sb}_2\text{Te}_3$ , has the atomic element Sb which is absent from the material GeTe forming another individual layer 242b.

According to one embodiment of the present invention, the plurality of multiple-layer structures and the individual layers thereof fulfill the form according to the following expression:

$$(P_{11}, P_{12}, \dots, P_{1m_1})_1, (P_{21}, P_{22}, \dots, P_{2m_2})_2, \dots, (P_{j1}, P_{j2}, \dots, P_{jm_j})_n, \quad (1)$$

where

$m_i$  denotes the number of layers in each multiple-layer structure and  $m_i \geq 2$ ;

$n$  denotes the total number of multiple-layer structure of layers and  $n \geq 2$ ;

$j$  denotes the multiple-layer structure sequence number and  $j \geq 1$ ;

$P_{j1}, P_{j2}, \dots, P_{jm_j}$  denote different candidate of materials;

$(P_{j1}, P_{j2}, \dots, P_{jm_j})$  denotes one multiple-layer structure of the recording layer.

The term “multiple-layer structure sequence number” in this context refers to a sequence that the respective individual layers in one multiple-layer structure are disposed.

- 8 -

For example, given  $m_i = 4$  and  $n = 2$ , when  $j = 1$ , the multiple-layer structure is of the form:

$$(P_{11}, P_{12}, P_{13}, P_{14})_1, (P_{11}, P_{12}, P_{13}, P_{14})_2, \quad (1.1)$$

in which the individual layers in the second multiple-layer structure are disposed in the same sequence as those of the first multiple-layer structure.

when  $j = 2$ , the multiple-layer structure is of the form:

$$(P_{11}, P_{12}, P_{13}, P_{14})_1, (P_{21}, P_{22}, P_{23}, P_{24})_2, \quad (1.2)$$

in which the individual layers in the second multiple-layer structure may be formed of respective same material as those of the first multiple-layer structure, but are disposed in a difference sequence as those of the first multiple-layer structure.

Each individual layer  $P_{jm_i}$  has a thickness of about 0.1 to 10 nm. In one preferred embodiment, the individual layers have the same thickness. The total thickness of the recording layer lies with the range between about 5 nm to about 500 nm, i.e.

$$5 \text{ nm} \leq \sum_{i=1, j=1}^n t_{P_{jm_i}} \leq 500 \text{ nm}$$

where  $t_{P_{jm_i}}$  denotes the thickness of each individual layer.

In a more preferred embodiment, the total thickness of the recording layer lies with the range between about 5 nm to about 100 nm.

Alternatively, the ratio of the thickness of any two neighboring layers is in a range of about 0.1 to 10, i.e.

- 9 -

$$0.1 \leq \frac{t_{P_{jm_i}}}{t_{P_{jm_k}}} \leq 10$$

where  $P_{jm_k}$  denotes a neighboring layer of an individual layer  $P_{jm_i}$

By varying the material and the thickness of the individual layers, the data recording element 240 may be formed of a superlattice-like structure with desired thermal properties for the electrically writeable and erasable memory medium of the present invention.

According to another embodiment of the present invention, the plurality of multiple-layer structure of recording layers is of the form

$$(P_{11}, P_{12}, \dots, P_{1m_1})_1, (P_{21}, P_{22}, \dots, P_{2m_2})_2, \dots, (P_{j1}, P_{j2}, \dots, P_{jm_j})_n, P_{11} \quad (2)$$

in which the symbols has the same meaning as that under expression (1) above and in addition, the plurality of multiple-layer structures further comprises a final individual layer which is the same as the individual layer  $P_{11}$  firstly disposed.

According to one embodiment of the present invention, both the first individual layer and the final individual layer have a crystallization speed higher than that of other layers of the multiple-layer structure, and have a crystallization temperature lower than that of other layers of the multiple-layer structure. Preferably, the crystallization temperature of said first individual layer and final individual layer is in a range of about 90 °C to 120 °C.

In the present invention, the term "superlattice-like" is used to refer to the novel structure adopted for the electrically writeable and erasable memory medium. This

- 10 -

structure can be prepared by alternative deposition of two or more layers so as to form periodically repeating multiple-layer structures of phase-change layers. Such a structure, however, may not be limited or strictly fulfill the criteria of a superlattice structure generally used in bandgap engineering in which the layer thickness is required to be smaller than the carrier's Bohr radius, for example. An electrically writeable and erasable memory medium according to the present invention defines a structure for the data recording element with a focus on the electrical and thermal properties.

The multiple-layer or superlattice-like structure used in the present invention is formed in an aim to improve the performance of the electrically writeable and erasable memory medium in many aspects, including increasing switching speed, reducing the access time, increasing device reliability, and reducing the programming current. In the present invention, the multiple-layer or superlattice-like structure, being made of materials with different atomic elements or compositions between the each individual layers, contributes mainly to the reduction of thermal conductivity between the individual layers, and the reduction of heat diffusion out of the data recording element. As a result, the temperature rise time can be shortened, which leads to a reduction of the phase change time to a level significantly shorter than that of the prior art C-RAMs. With the decrease of the in-plane and cross-plane thermal conductivity, the heat diffusion from the data recording element to the other part of the medium can be slowed down. As a result, the programming current can be significantly reduced. The phase transition temperature and the activation energy can also be adjusted, thus the recrystallization time can be shortened.

Further, a barrier effect is generated between the individual layers of the multiple-layer or superlattice-like structure of the data recording element, which assists to suppress atomic diffusion, thus to reduce the mutual diffusion between the data recording element and other part of the medium and to prevent signal deterioration after many overwrite cycles.

Fig. 3 shows a structure of data recording element 340 of a memory cell for an electrically writeable and erasable memory medium according to another embodiment of the present invention. The data recording element 340 comprises a first multiple-layer

- 11 -

structure 341, a second multiple-layer structure 342 disposed on the first multiple-layer structure 341, a third multiple-layer structure 343 disposed on the second multiple-layer structure 342, a fourth multiple layer-structure 344 disposed on the third multiple-layer structure 343, and a fifth multiple-layer structure 345 disposed on the fourth multiple-layer structure 344. The first multiple-layer structure 341 comprises two individual layers 341a and 341b. The second multiple-layer structure 342 comprises two individual layers 342a and 342b. The third multiple-layer structure 343 comprises two individual layers 343a and 343b. The fourth multiple-layer structure 344 comprises two individual layers 344a and 344b. The fifth multiple-layer structure 345 comprises two individual layers 345a and 345b. The ten individual layers 341a, 341b, 342a, 342b, 343a, 343b, 344a, 344b, 345a and 345b are alternately disposed as shown in Fig.3. In one specific example, the first individual layers 341a, 342a, 343a, 344a, and 345a of each multiple-layer structure are formed of  $\text{Sb}_2\text{Te}_3$  and each has a thickness of about 5.2 nm. The second individual layers 341b, 342b, 343b, 344b, and 345b of each multiple-layer structure are formed of GeTe and each has a thickness of about 2.6 nm.

It can be appreciated that in the embodiment shown in Fig. 3, the parameters referred to in expression (1) above have the following values: the number of multiple-layer structure is 5 (i.e.  $n=5$ ); each multiple-layer structure comprises two individual layers (i.e.  $m_i = 2$ ). Since the individual layers in each multiple-layer structure are disposed in the same sequence (i.e. a GeTe on top of a  $\text{Sb}_2\text{Te}_3$  layer, the multiple-layer structure sequence number  $j = 1$ ).

The total thickness of the data recording element 340 is the addition of the thickness of the ten individual layers 341a, 341b, 342a, 342b, 343a, 343b, 344a, 344b, 345a and 345b, which is 39 nm. The ratio of thickness of two neighboring layers (e.g. layers 341a and 341b) is  $5.2 / 2.6 = 2.0$ , and the ratio of thickness of other two neighboring layers (e.g. layers 341b and 342a) is  $2.6 / 5.2 = 0.5$ .

Fig. 4 shows a structure of data recording element 440 of a memory cell for an electrically writeable and erasable memory medium according to a further embodiment of the present invention. In this embodiment, ten individual layers 441a, 441b, 442a, 442b,

443a, 443b, 444a, 444b, 445a and 445b are alternately disposed as shown in Fig. 4. A final individual layer 490 is disposed on top of the individual layer 445b. In one specific example, the first individual layers 441a, 442a, 443a, 444a, and 445a of each multiple-layer structure are formed of  $\text{Sb}_2\text{Te}_3$  and each has a thickness of about 5.2 nm. The second individual layers 441b, 442b, 443b, 444b, and 445b of each multiple-layer structure are formed of GeTe and each has a thickness of about 2.6 nm. The final layer 490 is formed of  $\text{Sb}_2\text{Te}_3$  and has a thickness of about 5.2 nm, which is the same as that of the first individual layer 441a. It should be appreciated that this embodiment corresponds to the structure under expression (2) above, and has a total thickness of about 41.6 nm.

Experiments show that the data recording element of a memory device is capable of converting phases between crystalline state and amorphous state in response to an electrical pulse of less than about 10 ns, in either a data writing process or a data erasing process. Fig. 5A shows an experimental result of an electrical pulse applied to a memory medium according to one embodiment of the present invention, which demonstrates that the data recording element is converted from crystalline state into amorphous state in response to a 7 ns pulse width of an writing current, and is converted from the amorphous state into crystalline state in response to a 10 ns pulse width of an erasing current. There is also shown that the resistance difference between the amorphous state and the crystalline state could be up to one order. The 7 ns writing current pulse captured by an oscilloscope is shown in Fig. 5B. These results show that for a memory medium according to the present invention, both the data-writing and the data-erasing duration can be significantly reduced as compared to the conventional C-RAM device. The writing current pulse and the erasing current pulse can either be a single pulse or a chain of multi-pulses.

Fig. 6 shows the relationship between the pulse current and the resistance of the memory medium according to the present invention. As shown in Fig. 6, when an amplitude of a current applied to a memory medium reaches a certain level, the medium will switch from amorphous state to crystalline state. To switch the state for a memory medium according to the present invention, the pulse current only needs to have a width of about 7ns, which is significantly lower than about 50 ns to 100 ns needed for a

conventional C-RAM medium and the current value is about 50% lower than that needed for a conventional C-RAM medium.

As shown in Fig. 7, a method 700 of producing a data recording element for a memory cell of electrically writeable and erasable memory medium according to the present invention is provided. The method comprises, in a first block 710, depositing a first multiple-layer structure on a substrate and in a next block 720, depositing one or more further multiple-layer structures on said first multiple-layer structure to form a laminated structure. Said multiple-layer structure first deposited has at least two layers, at least one of said layers is made of a material capable of changing phase between a crystalline state and an amorphous state in response to an electrical pulse. Said further multiple-layer structures comprises at least two layers, at least one of said layers is made of a material capable of changing phase between a crystalline state and an amorphous state in response to an electrical pulse. One of the individual layers is made of a material having at least one atomic element which is absent from another individual layer.

In one embodiment, the first or further multiple-layer structure is deposited according to same or different sequence. In another embodiment, a final individual layer is further deposited on the further multiple-layer structure, which is made of material same as the first individual layer of the multiple-layer structure. Both the first individual layer and the final individual layer have a crystallization speed higher than that of other layers of the multiple-layer structure, and have a crystallization temperature lower than that of other layers of the multiple-layer structure. Preferably, the crystallization temperature of said first individual layer and final individual layer is in a range of about 90 °C to 120 °C.

Fig. 8 shows an electrically writeable and erasable memory medium according to a further embodiment of the present invention. In this embodiment, a memory cell 800 of an electrically writeable and erasable memory medium comprises a substrate such as a semiconductor wafer 810, a bottom electrode 820 and a top 830 formed on the substrate 810. A data recording element 840 is formed between the top and bottom electrodes 820 and 830 and surrounded with insulator 850. The bottom electrode 820 is formed adjacent to, and with an edge 820a contacting, the data recording element 840. Under this

- 14 -

configuration, the contact area between the data recording element 840 and the bottom electrode 820 is determined by the thickness 820t of the bottom electrode 820. By controlling the thickness of the bottom electrode 820, the contacting area can be greatly reduced. A reduced contact area also contributes to the reduction of electrical current for writing/reading information to/from the data recording element, which complements the heat transfer suppression effect induced by the multiple layer structure.

Although embodiments of the present invention have been illustrated in conjunction with the accompanying drawings and described in the foregoing detailed description, it should be appreciated that the invention is not limited to the embodiments disclosed, and is capable of numerous rearrangements, modifications, alternatives and substitutions without departing from the spirit of the invention as set forth and recited by the following claims.



**CLAIMS**

1. A data recording element for a memory cell of a writeable and erasable memory medium comprising:  
a laminated structure of at least two multiple-layer structures, each said multiple-layer structure comprising a plurality of individual layers, at least one of the plurality of individual layers in each multiple-layer structure being made of a material capable of changing phase between a crystalline state and an amorphous state in response to an electrical pulse, one of the plurality of individual layers having at least one atomic element which is absent from other one of the plurality of individual layers.
2. The data recording element as recited in claim 1, wherein the plurality of sequentially disposed individual layers are disposed in a same sequence in at least two said multiple-layer structures.
3. The data recording element as recited in claim 1, wherein the plurality of sequentially disposed individual layers are disposed in a different sequence in at least two said multiple-layer structures.
4. The data recording element as recited in claim 1, wherein each individual layer has a thickness in a range of about 0.1 nm to about 10 nm.
5. The data recording element as recited in claim 1, wherein all the individual layers in each said multiple-layer structure have the same thickness.
6. The data recording element as recited in claim 1, wherein any two neighboring individual layers have a ratio of thickness in a range of about 0.1 to about 10.
7. The data recording element as recited in claim 1, wherein the total thickness of the data recording element is in a range of about 5 nm to about 500 nm.

8. The data recording element as recited in claim 7, wherein the total thickness of the individual layers is in a range of about 5 nm to 100 nm.
9. The data recording element as recited in claim 1, wherein at least one of the plurality of individual layers is formed of a material selected from a group consisting of Ge, Te, Sb, Ag, GeTe, SbTe, AgIn, GeSbTe, AgInSbTe, TeAsGe, TeSeS, TeSeSb, InSbTe, TeGeSn, In, Cr, N, Se, Sn, Si, Bi and Ag.
10. The data recording element as recited in claim 1, wherein said at least one of the plurality of individual layers is deposited in a crystalline state.
11. The data recording element as recited in claim 1, wherein a resistance of said at least one individual layer is lower in an crystalline state than that in an amorphous state.
12. The data recording element as recited in claim 1 further comprising a final individual layer disposed upon said at least two multiple-layer structures, said final individual layer being formed of the same material of a first individual layer of a first multiple-layer structure of said laminated structure.
13. The data recording element as recited in claim 12, wherein a crystallization speed of said first individual layer and final individual layer is higher than that of other layers of the multiple-layer structure, and a crystallization temperature of said first individual layer and final individual layer is lower than that of other layers of the multiple-layer structure.
14. The data recording element as recited in claim 13, wherein the crystallization temperature of said first individual layer and final individual layer is in a range of about 90 °C to 120 °C.
15. The data recording element as recited in claim 12, further comprising an electrode formed adjacent to the data recording element, an edge of the electrode contacting

the data recording element for transferring electrical signals between the electrode and the data recording element.

16. The data recording element as recited in claim 1, wherein said laminated structure forms a superlattice-like structure.
17. A data recording element for a memory cell of a writeable and erasable memory medium comprising:
  - a laminated structure having a first external layer, a second external layer and a plurality of internal layers formed between the first and second external layers, at least one layer of the laminated structure being made of a material capable of changing phase between a crystalline state and an amorphous state in response to an electrical pulse,
18. The data recording element as recited in claim 17, wherein said first and second external layers having a relatively high crystallization speed and low crystallization temperature than the internal layers.
19. The data recording element as recited in claim 18, wherein the crystallization temperature of said first and second external layers is in a range of about 90 °C to 120 °C.
20. A memory cell for a writeable and erasable memory medium comprising:
  - a substrate;
  - first and second contacts formed on said substrate;
  - a data recording element formed between said first and second contacts, said data recording element comprising a laminated structure of two or more multiple-layer structures, each said multiple-layer structure comprising a plurality of sequentially disposed individual layers, at least one of said individual layer in each multiple-layer structure being a material capable of changing phase between a crystalline state and an amorphous state in response to an electrical pulse, one of the plurality of individual layers

having at least one atomic element which is absent from other one of the plurality of individual layers;

a high temperature electrode formed adjacent the data recording element; and  
an insulating material isolating said memory cell from adjacent memory cells.

21. An electrically writeable and erasable memory medium comprising a plurality of memory cells and an arrangement of conductors such that each memory cell is electrically addressable, each said memory cell comprising
- a substrate;
  - first and second contacts formed on said substrate;
  - a data recording element formed between said first and second contacts, said data recording element comprising a laminated structure of two or more multiple-layer structures, each said multiple-layer structure comprising a plurality of sequentially disposed individual layers, at least one of said individual layer in each multiple-layer structure being a material capable of changing phase between a crystalline state and an amorphous state in response to an electrical pulse; one of the plurality of individual layers having at least one atomic element which is absent from other one of the plurality of individual layers.
  - a high temperature electrode formed adjacent the data recording element; and  
an insulating material isolating said memory cell from adjacent memory cells.
22. A method of producing a data recording element for a memory cell of electrically writeable and erasable memory medium, the method comprising:
- depositing a first multiple-layer structure on a substrate; said multiple-layer structure consisting of at least two individual layers, at least one of said individual layers being a material capable of changing phase between a crystalline state and an amorphous state in response to an electrical pulse;
  - depositing one or more further multiple-layer structures on said first multiple-layer structure to form a laminated structure, said further multiple-layer structures comprising at least two individual layers, at least one of said

individual layers being a material capable of changing phase between a crystalline state and an amorphous state in response to an electrical pulse, wherein one individual layer of said first and further multiple layer structures having at least one atomic element which is absent from another individual layer.


23. The method as recited in claim 22, further comprising depositing a final individual layer formed of a same material as a first individual layer of said first multiple-layer structure.
24. The method as recited in claim 23, wherein said first and final individual layers having a relatively high crystallization speed and low crystallization temperature than other layers of the first and further multiple-layer structure.
25. The data recording element as recited in claim 24, wherein the crystallization temperature of said first and final individual layers is in a range of about 90 °C to 120 °C.
26. A method of producing a memory cell for a writeable and erasable memory medium, comprising:
  - depositing an insulating material on a substrate;
  - depositing a first contact on said insulating material;
  - depositing a high temperature electrode adjacent said first contact;
  - sequentially depositing two or more multiple-layer structures to form a data recording element, each said multiple-layer structure comprising two or more individual layers, at least one said individual layer in each said multiple-layer structure being formed from a material capable of changing phase between a crystalline state and an amorphous state in response to an electrical pulse; one of the plurality of individual layers having at least one atomic element which is absent from other one of the plurality of individual layers.
  - depositing a second contact on said data recording element; and

depositing further insulating material to isolate said memory cell from adjacent memory cells.

27. The method as recited in claim 26, further comprising depositing a final individual layer formed of a same material as a first individual layer of said first multiple-layer structure.
28. A method of writing and erasing information to an electrically writeable and erasable memory medium having a plurality of memory cells and an arrangement of conductors such that each memory cell is electrically addressable, each memory cell comprising:
- a substrate;
  - first and second contacts formed on said substrate;
  - a data recording element formed between said first and second contacts, said data recording element having a laminated structure of two or more multiple-layer structures, each said multiple-layer structure having a plurality of sequentially disposed individual layers, at least one of said individual layers in each multiple-layer structure being a phase-change material capable of changing phase between a crystalline state and an amorphous state in response to an electrical pulse, one of the plurality of individual layers having at least one atomic element which is absent from other one of the plurality of individual layers.; and
  - a high temperature electrode formed adjacent the data recording element;
- the method including:
- applying an energy pulse to said data recording element via said high temperature electrode, said energy pulse supplying sufficient energy to change said phase-change material between a crystalline phase and an amorphous phase.
29. The method as recited in claim 28, wherein said energy pulse is a single pulse.

- 21 -

30. The method as recited in claim 28, wherein said energy pulse is a chain of multi-pulses.
31. The method as recited in claim 28, wherein said energy pulse has a duration of less than about 50 ns for data writing.
32. The method as recited in claim 30, wherein said energy pulse has a duration of not more than 7 ns for data writing.
33. The method as recited in claim 28, wherein said energy pulse has a duration of less than about 50 ns for data erasing.
34. The method as recited in claim 32, wherein said energy pulse has a duration of not more than about 10 ns for data erasing.



*FIG.1 (PRIOR ART)*






FIG. 2A




FIG. 2B




FIG. 3




FIG. 4




FIG. 5A




FIG. 5B




FIG. 6




FIG. 7




FIG. 8

## INTERNATIONAL SEARCH REPORT

International application No.

PCT/SG2005/000022

| A. CLASSIFICATION OF SUBJECT MATTER   |  |                              |
|---|--|------------------------------|
| Int. Cl. <sup>7</sup> : G11C 11/34  |  |                              |
| According to International Patent Classification (IPC) or to both national classification and IPC   |  |                              |
| B. FIELDS SEARCHED  |  |                              |
| Minimum documentation searched (classification system followed by classification symbols)   |  |                              |
| Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched   |  |                              |
| Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)<br>DWPI, PCT, USPTO, IEEE (IPC: G11C, phase change, chalcogenide, ovonic, multilayer, layer, laminar, stack, etc.) |  |                              |
| C. DOCUMENTS CONSIDERED TO BE RELEVANT  |  |                              |
| Category*   | Citation of document, with indication, where appropriate, of the relevant passages   | Relevant to claim No.        |
| X   | US 2004/0026730 A1 (KOSTYLEV et al), 12 February 2004<br>the whole document  | 1-12, 15-17,<br>20-23, 26-34 |
| X   | EP 1 202 285 A2 (MATSUSHITA ELECTRIC INDUSTRIAL CO. LTD.), 2 May 2002<br>the whole document  | 1-12, 15-17,<br>20-23, 26-34 |
| X   | US 6,507,061 (HUDGENS et al), 14 January 2003<br>the whole document  | 17                           |
| X   | US 5,363,329 A (TROYAN), 8 November 1994<br>the whole document   | 17                           |
| <input checked="" type="checkbox"/> Further documents are listed in the continuation of Box C <input checked="" type="checkbox"/> See patent family annex   |  |                              |
| * Special categories of cited documents:  |  |                              |
| "A" document defining the general state of the art which is not considered to be of particular relevance  | "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention  |                              |
| "E" earlier application or patent but published on or after the international filing date   | "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone   |                              |
| "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)   | "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art |                              |
| "O" document referring to an oral disclosure, use, exhibition or other means  | "&" document member of the same patent family  |                              |
| "P" document published prior to the international filing date but later than the priority date claimed  |  |                              |
| Date of the actual completion of the international search<br>7 April 2005   | Date of mailing of the international search report<br>18 APR 2005  |                              |
| Name and mailing address of the ISA/AU<br>AUSTRALIAN PATENT OFFICE<br>PO BOX 200, WODEN ACT 2606, AUSTRALIA<br>E-mail address: pct@ipaaustralia.gov.au<br>Facsimile No. (02) 6285 3929  | Authorized officer<br><br><b>MATTHEW HOLLINGWORTH</b><br>Telephone No : (02) 6283 2024   |                              |

## INTERNATIONAL SEARCH REPORT

International application No.

PCT/SG2005/000022

| C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT |  |                       |
|---|--|-----------------------|
| Category*   | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. |
| X   | US 4,203,123 A (SHANKS), 13 May 1980<br>the whole document                         | 17                    |
| X   | US 4,177,475 A (HOLMBERG), 4 December 1979<br>the whole document                   | 17                    |
| A   | US 2003/0155589 A1 (CAMPBELL et al), 21 August 2003<br>the whole document          | 1-34                  |

**INTERNATIONAL SEARCH REPORT**  
Information on patent family members

International application No.

**PCT/SG2005/000022**

This Annex lists the known "A" publication level patent family members relating to the patent documents cited in the above-mentioned international search report. The Australian Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

| Patent Document Cited in Search Report |            | Patent Family Member |            |    |            |
|--|------------|----------------------|------------|----|------------|
| US                                     | 2004026730 | US                   | 6872963    | US | 2004026731 |
| EP                                     | 1202285    | CN                   | 1351379    | JP | 2002203392 |
|  |            | US                   | 2002131309 | US | 6809401    |
| US                                     | 6507061    | US                   | 6674115    | US | 2003071289 |
|  |            | WO                   | 03021692   | US | 2003080427 |
| US                                     | 5363329    | NONE                 |            |    |            |
| US                                     | 4203123    | NONE                 |            |    |            |
| US                                     | 4177475    | BR                   | 7806710    | DE | 2845289    |
|  |            | GB                   | 2007020    | JP | 54088739   |
| US                                     | 2003155589 | AU                   | 2003217405 | EP | 1476909    |
|  |            | WO                   | 03071614   | US | 2004192006 |

Due to data integration issues this family listing may not include 10 digit Australian applications filed since May 2001.

END OF ANNEX