



(51) International Patent Classification:

H05K 3/40 (2006.01) H01L 23/48 (2006.01)  
H05K 3/46 (2006.01)

(21) International Application Number:

PCT/US2017/025257

(22) International Filing Date:

31 March 2017 (31.03.2017)

(25) Filing Language:

English

(26) Publication Language:

English

(71) Applicant: INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, California 95054 (US).

(72) Inventors: PHUN, Florence Su Sin; 26 Changkat Bukit Gambier, Gelugor, 07, 11700 (MY). TAN, Wei Jern; 25, Lorong Tembaga, Island Park, Georgetown, 07, 11600 (MY). KOH, Boon Ping; 22, Lorong Sutera Prima 2, Taman Sutera Prima, Seberang Jaya, 07, 13700 (MY). NIK ZURIN, Nik Mohamed Azeim; 7 Medan Bayan Indah,

Bayan Lepas, 07, 11900 (MY). NG, Kai Chong; 12A, Jalan Bagan 65, Taman Bagan, Butterworth, 07, 13400 (MY).

(74) Agent: RICHARDS, Edwin E. et al.; Trop, Pruner & Hu, P.C., 1616 S. Voss Rd., Ste. 750, Houston, Texas 77057-2631 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK,

(54) Title: ROD-BASED SUBSTRATE WITH RINGED INTERCONNECT LAYERS




FIG. 1A

(57) Abstract: An embodiment includes an apparatus comprising: a rod-shaped substrate including a rod long axis; a first layer, including a first interconnect, substantially surrounding the substrate in a first plane that is orthogonal to the rod long axis; and a second layer, including a second interconnect, substantially surrounding the first layer in the first plane. Other embodiments are described herein.



EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV,  
MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM,  
TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW,  
KM, ML, MR, NE, SN, TD, TG).

**Declarations under Rule 4.17:**

- *as to the identity of the inventor (Rule 4.17(i))*
- *as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))*

**Published:**

- *with international search report (Art. 21(3))*

## Rod-Based Substrate with Ringed Interconnect Layers

### Technical Field

[0001] Embodiments of the invention are in the field of semiconductor packaging.

### Background

[0002] A semiconductor package provides a housing for a semiconductor chip or discrete device. The housing may provide physical and chemical protection for the chip or device and may dissipate heat generated by the chip or device. The package electrically interconnects the chip or device with outside circuitry by connecting the chip or device to a substrate, such as a multilayered ceramic substrate, printed circuit board (PCB), and the like. The substrate mechanically supports the chip or device and electrically connects to outside electronic elements (e.g., power, signal traces, ground, and electronic components) using various features of the substrate. Those substrate features include, for example, conductive tracks, pads and other features formed (e.g., etched) from metal sheets and possibly laminated onto a non-conductive substrate. Wire bonds, which may include very thin (e.g., 30 micrometer in diameter) wires, or bumps connect the chip or device to bonding pads/areas on the substrate. A Ball Grid Array (BGA) is a type of package which uses solder balls or bumps to connect the package to outside electronic elements.

### Brief Description of the Drawings

[0003] Features and advantages of embodiments of the present invention will become apparent from the appended claims, the following detailed description of one or more example embodiments, and the corresponding figures. Where considered appropriate, reference labels have been repeated among the figures to indicate corresponding or analogous elements.

[0004] Figures 1A-B include a rounded core and buildup layers in an embodiment.

[0005] Figure 2 includes a core with buildup layers that have planar faces in an embodiment.

[0006] Figures 3A-3N depict a method in an embodiment.

[0007] Figure 4 depicts a method in an embodiment.

[0008] Figure 5 depicts an embodiment that utilizes wire bonds to couple a die to a buildup layer.

[0009] Figure 6 includes a system that includes an embodiment.

#### Detailed Description

[0010] Reference will now be made to the drawings wherein like structures may be provided with like suffix reference designations. In order to show the structures of various embodiments more clearly, the drawings included herein are diagrammatic representations of semiconductor/circuit structures. Thus, the actual appearance of the fabricated integrated circuit structures, for example in a photomicrograph, may appear different while still incorporating the claimed structures of the illustrated embodiments. Moreover, the drawings may only show the structures useful to understand the illustrated embodiments. Additional structures known in the art may not have been included to maintain the clarity of the drawings. For example, not every layer of a semiconductor package is necessarily shown. “An embodiment”, “various embodiments” and the like indicate embodiment(s) so described may include particular features, structures, or characteristics, but not every embodiment necessarily includes the particular features, structures, or characteristics. Some embodiments may have some, all, or none of the features described for other embodiments. “First”, “second”, “third” and the like describe a common object and indicate different instances of like objects are being referred to. Such adjectives do not imply objects so described must be in a given sequence, either temporally, spatially, in ranking, or in any other manner. “Connected” may indicate elements are in direct physical or electrical contact with each other and “coupled” may indicate elements co-operate or interact with each other, but they may or may not be in direct physical or electrical contact.

[0011] Applicant has determined conventional package technologies are largely coupled to planar substrates that include stiff cores. The packages are primarily deployed in the X-Y orientation along the planar substrate with less attention given to the Z dimension which is orthogonal to the planar substrate. As a result, conventional planar substrate-based technologies result in package systems that are stiff and consume a great deal of surface area in the X-Y orientation. Applicant has further determined that flexible PCB technology is overly limited as well. Flexible PCBs still require a relatively thick substrate of about 12 to 125 um in base material. The thickness limits the flexibility of the PCB and the PCB's ability to bend. Multi-layer circuits typically show a minimum bend radius of 20X thickness. Therefore, this limits the ability of the substrate to be rolled into a compact bundle that can fit

into tight spaces (e.g., spaces less than 5 mm in thickness). If the substrate is rolled too tightly the brittle, rigid core of the substrate fractures and fails.

**[0012]** In contrast, Figure 1A provides a long (in the Z dimension as defined by axis 150), dense, thin structure with a curved profile. Figure 2 provides a long, dense, thin structure with faces on multiple planes that are not necessarily directly opposite each other. Such embodiments are appropriate for form factors that are narrow.

**[0013]** Further, such embodiments are appropriate for use with System-in-Package (SIP) technologies. SIP systems include a number of integrated circuits enclosed in a single module (package). The SIP performs all or most of the functions of an electronic system. Dies containing integrated circuits may be stacked on a substrate and internally connected by wire bond or solder bumps. However, with embodiments described herein the dies may be placed along a rod-like substrate to thin the overall profile of the system.

**[0014]** Due to their narrow profile, these elongated embodiments are easily suitable for placement within, for example, writing utensils (e.g., smart pens), spectacles (e.g., within an arm of smart glasses), door hinges, virtual reality devices (e.g., virtual reality headset), and the like.

**[0015]** Regarding the methodology for providing a long, dense, thin structure with a curved profile, an embodiment includes using a cylindrical or polygonal rod structure as the core of the package. The core rotates about its long axis as build up layers are formed in concentric rings about the rod-shaped core. As a result, the area of each layer increases as the number of layer increases due to a larger radius for each subsequent layer. Such a rotating methodology is equally applicable to the embodiments of Figures 1A and 2 as well as other embodiments including rod-based substrates that provide an axis about which the layers may rotate during layer addition.

**[0016]** In an embodiment, build-up layers may be formed by rolling dielectric lamination layers onto the structure as the layer rotates about the elongated substrate core or as the substrate core rotates. In an embodiment, patterning of features (e.g., vias) may include electroless copper plating and a cylindrical/polygonal mask that envelops the whole substrate (i.e., surrounds the substrate in a plane orthogonal to a long axis of the core). Exposure of films can be achieved by, for example, (a) exposing the substrate to multiple surrounding

light sources, and (b) rotating the substrate around its central core while exposing the system to one or more light sources. Once a first build up layer is formed subsequent build up layers may be formed utilizing the same methods used to form the first build up layer. The system may then be finished with the surface finishing.

**[0017]** As shown in Figure 1B, a die may be mounted to the substrate using, for example, controlled collapse chip connection (C4) bumps. The bumps may be of varying size to connect a curved surface (e.g., Figure 1B) or may be equally sized to interface a planar face (e.g., Figure 2). Another method to enable a flat die/silicon attachment to a curved surface is through wire-bonding (Figure 5). The back of the wirebonded die may be milled to include a curved shape in order to attach to a curved outer surface of the top most layer of the system.

**[0018]** Figures 3A-3N and 4 are now addressed in detail. Methods described with regard to Figures 3A-3N and 4 may implement sequential buildup (SBU) methodologies in some embodiments.

**[0019]** Block 401 includes providing a rod-shaped substrate 301 (Figure 3A). Block 402 includes forming a first copper layer 302 over the rod-shaped substrate 301 (Figure 3A) (substrate 301 serves as the “core” in SBU based embodiments). Block 403 includes applying a first photoresist layer 305 (which may be a dry film) to the first copper layer 302 (Figure 3A) and patterning (Figure 3B) the first copper layer 302, based on the first photoresist layer 305, to form copper pads 303, 304 (Figure 3C) and/or copper traces and the like. More specifically, Figures 3A-3C address core patterning. Figure 3A depicts the removal of dry photoresist film that is not hardened leaving behind hardened film portions 305. Figure 3B includes removing (e.g., etching) copper not protected by film portions 305. Figure 3C includes removal of dry photoresist film.

**[0020]** Block 404 includes applying a dielectric layer 306 over the copper pads (Figure 3D) and forming first and second vias 310, 311 (Figure 3G) within the dielectric layer 306 and in contact with the copper pads 303, 304. More specifically, Figures 3D-3G address a first part of forming a first buildup layer. Figure 3D includes provide an insulation film (a dielectric film), such as Ajinomoto Build-up Film (ABF), to the copper pads. Figure 3E includes using a rubber and stainless steel press 307 to remove voids in layer 306 and flatten the outer surface of layer 306. Figure 3F includes hardening layer 306 by heating layer 306 to cure

layer 306. Figure 3G includes forming vias 310, 311 with carbon dioxide laser treatment. Pads 303, 304 act as stops for the laser formation of the vias.

**[0021]** Block 405 includes forming a second copper layer 312 (e.g., electroless copper plating) over the dielectric layer 306 and within the first and second vias 310, 311 (Figure 3H). Block 406 includes applying a second photoresist layer 313 to the second copper layer 312 (Figure 3I). Block 406 further includes patterning the second photoresist layer 313, based on mask 324 and ultraviolet light 323, to expose the first and second vias 310, 311 and the second copper layer 312 (Figure 3K). Block 407 includes forming a third copper layer 314, 315 (e.g., electrolytic copper plating) within the first and second vias 310, 311 (Figure 3L). More specifically, Figures 3H-3N address patterning of the first buildup layer. Figure 3H includes a desmearing stage that comprises roughening ABF film 306 and removing residue from the via bottoms. Figure 3H also includes electroless copper plating. Figure 3I includes applying photoresist dry film 313. Figure 3J includes hardening parts of film 313 in response to ultraviolet light 323, mask 324, and ultraviolet light source 325. Figure 3K includes removing unhardened portions of dry photoresist film 313. Figure 3L includes electrolytic copper plating 314, 315 on previously applied electroless copper 312. Figure 3M includes removal of dry film and electroless copper. Figure 3M depicts a first buildup layer in SBU based embodiments. Figure 3N includes the end result of forming a second buildup layer which is formed by repeating the procedure (not shown) addressed in Figures 3D-3M. Buildup layers provide a majority of signal wiring in the multilayered apparatus of Figure 1A. Surface finishing (e.g., land formation to interact with C4 bumps and the like) may take place after Figure 3N.

**[0022]** In an embodiment method 400 may include rotating the substrate 301 about the rod long axis (see rotation 151 about axis 150 in Figure 1A) after forming the first via but before forming the second via. For example, a carbon dioxide laser may be static while substrate 301 rotates to form vias that do not align with each other in a plane parallel to axis 150. This rotation may occur in block 404.

**[0023]** In an embodiment method 400 may include rotating the substrate about the rod long axis (see rotation 151 about axis 150 in Figure 1A) after beginning patterning the second photoresist layer (Figure 3H) but before finishing patterning the second photoresist dielectric layer (Figure 3M). For example, light source 325 may be static while substrate 301 rotates to

expose areas of layer 313 that do not align with each other in a plane parallel to axis 150. This rotation may occur in block 407.

**[0024]** Figures 1A-B are now addressed in detail. Apparatus 100 comprises a rod-shaped substrate 101 including a rod long axis 150. A first layer 152 includes a first interconnect 155. Layer 152 substantially surrounds the substrate 101 in a first plane 158 that is orthogonal to the rod long axis 150. Apparatus 100 further includes a second layer 153, including a second interconnect 156, substantially surrounding the first layer in the first plane 158. Apparatus 100 further includes a third layer 154, including a third interconnect 157, substantially surrounding the first layer in the first plane 158.

**[0025]** First layer 152 may include several components. For example, layer 152 may include various vias which may include one or more layers (e.g., metal layers, adhesion layers, seed layers, and the like). The vias may be included within a material, such as a dielectric. The dielectric may be in the form of an insulative film. Such a film (e.g., ABF dry film) may be rolled onto substrate 101 (or a layer on substrate 101). There may be a seam where portions of the dry film (i.e., opposing ends of the film) meet one another. Other buildup layers may also include roll-on dielectric films that include seams. However, other layers (such as layer 312) may be formed with electroless methods or other such methods and leave no seam.

**[0026]** First layer 152 has a first maximum diameter 160 in the first plane 158. Second layer 153 includes a second maximum diameter 161, in the first plane 158, which is greater than the first maximum diameter 160. Third layer 154 includes a third maximum diameter 162 (which may be less than 5 mm in some embodiments), in the first plane 158, which is greater than the second maximum diameter 161.

**[0027]** First interconnect 155 is a via that couples to first copper pad 163 (which may be a trace or other interconnect in other embodiments). Via 155 includes a layer of copper along its inner walls (see Figure 3M). In some embodiment, the via is filled with metal and in other embodiments the via merely has sidewalls lined with a metal. Embodiments are not limited to any one type of via or plated through hole (e.g., through hole, blind via, buried via) and instead include interconnects more generally that may be used to route signals, power,



grounding and the like between packages, dies, and circuitry external to that depicted in Figure 1A.

**[0028]** In an embodiment the first via 155 tapers inwards as it moves towards core 101. In other words, via 155 includes a first portion having a first width and a second portion having a second width that is less than the first width; and the second portion is between the first portion and the substrate 101.

**[0029]** An embodiment includes an additional interconnect, such as via 156'. Plane 158' is parallel to axis 150 and intersects axis 150 and the first via 155 but does not intersect the second via 156'. As described above, layers may rotate 151 about axis 150 during processing such that vias may be formed in different planes that are offset from each other by an angle of 10, 20, 30, 40, 50, 60, 70, 80, 90 degrees or more (with the angle being measured in plane 158). Figure 1A depicts an embodiment where via 156' is offset about 30 degrees from via 156.

**[0030]** Figure 1B includes a first package 166 comprising a die 165 (e.g., a processor and/or memory) configured to electronically couple to the first via. For example, die 165 may couple to via 157 by way of interconnect 170. Interconnect 170 may be a ball, bump, C4 bump, or any other interconnect (embodiments are applicable to BGA, land grid array (LGA), hybrid BGA/LGA, pin grid arrays, and the like). In the embodiment of Figure 1B first interconnect bump 168 includes a first maximum width 168' and the second interconnect bump 167 includes a second maximum width 167' that is larger than the first maximum width 168'. The radius of curvature formed by arc 170' is complementary to the radius of curvature formed by the arc that defines the outer surface 171. For surfaces, the radius of curvature is the radius of a circle that best fits a normal section of the surface. Outermost buildup layer 154 has an outer surface 171 that is curvilinear. Further, the first layer 152 has an inner surface 174 that is curvilinear (a curved line) and includes a first radius of curvature (taken from axis 150) that is less than a second radius of curvature of the outer surface 171. Portion 169 may include a resin, adhesive, grease, underfill, thermal interface material (TIM), or heat transfer medium in general between die 165 and layer 154. Figure 1B shows vias 155, 156 but does not show via 156' (Figure 1A) of to maintain focus on other elements of Figure 1B.

**[0031]** Returning to Figure 1A, system or apparatus 100 may include a first chip or die 165 (in a first package that is not shown) and a second semiconductor chip or die 165' (in a second package that is not shown). A plane parallel to plane 158 may intersect the first chip 165 but not the second chip 165'. The two die may couple to each other electronically along paths 172 and/or 173 (which may carry signals, power, ground, and the like). Paths 172, 173 generally compose metal transmission lines (for signals, ground, or power) including a first long axis parallel to the rod long axis 150. These may be lines in some embodiments and/or planes in other embodiments. In other embodiments, the core can be manufactured to be solid. However, the embodiment of Figure 1A shows multiple transmission line structures or power rails 172, 173 (which, in other embodiments, may be formed in concentric rings much like coaxial cable formations). In the embodiment of Figure 1A the central core 101 can be used to not only provide mechanical strength but also as a pseudo inter-connect to attach multiple segments/packages/dies 165, 165' to each other.

**[0032]** Core 101 may include a semiconductive substrate. The core 101 may include an insulator to form a semiconductor on insulator (SOI) substrate. The core may be a laminate of several layers. The number of buildup layers:core layers may vary and include, for example, 3:1, 2:1, 1:1, 3:2, 2:2, 1:2, and the like. Core 101 may include vias, through hole vias (that extend fully across the substrate layer or layers), traces, voltage planes, and other interconnects.

**[0033]** Figure 2 is similar to Figure 1A but outermost layer 180 includes planar faces 181, 182, 183. The planes defined by faces 181, 182, 183 are not orthogonal to each other. For example, face 182 is approximately offset from face 181 by angle 184, which is approximately 45 degrees but may be other angles when structure 200 includes more or fewer faces than presently shown in Figure 2. Die 184 may couple to outer layer 180 using evenly sized bumps.

**[0034]** Figure 5 includes an embodiment with core 197. Die 190 couples to pads and/or vias 192, 193 and curvilinear outer buildup layer surface 191 by way of wire bonds 194, 195. Pad 196 couples die 190 to surface 191. Pad 196 may include a curvilinear surface complementary to surface 191. In other embodiments die 190 itself may include a curvilinear surface complementary to surface 191.

**[0035]** Thus, embodiments provide several advantages. First, embodiments are suitable for long narrow form factors. Second, embodiments may include a central core structure that provides stronger mechanical strength as compared to rolled up flexible PCB technologies. Third, dies may be mounted in orientations to one another that go beyond just being placed on opposing sides of a substrate and may not be located at various locations along a 360 degree perimeter of the elongated, Z-oriented, substrate.

**[0036]** Embodiments may be used in environments where devices may include wearable devices or other small form factor Internet of Things (IoT) devices. Referring now to Figure 6, shown is a block diagram of a wearable module 1300. In one particular implementation, module 1300 may be an Intel® Curie™ module that includes multiple components adapted within a single small module that can be implemented as all or part of a wearable device. Such a module may be similar to module 166 of Figure 1B. As seen, module 1300 includes a core 1310 (of course in other embodiments more than one core may be present). Such core may be a relatively low complexity in-order core, such as based on an Intel Architecture® Quark™ design. Core 1310 couples to various components including a sensor hub 1320, which may be configured to interact with a plurality of sensors 1380, such as one or more biometric, motion environmental or other sensors. A power delivery circuit 1330 is present, along with a non-volatile storage 1340. In an embodiment, this circuit may include a rechargeable battery and a recharging circuit, which may in one embodiment receive charging power wirelessly. One or more input/output (IO) interfaces 1350, such as one or more interfaces compatible with one or more of USB/SPI/I2C/GPIO protocols, may be present. In addition, a wireless transceiver 1390, which may be a Bluetooth™ low energy or other short-range wireless transceiver is present to enable wireless communications as described herein. Understand that in different implementations a wearable module can take many other forms. Wearable and/or IoT devices have, in comparison with a typical general purpose CPU or a GPU, a small form factor, low power requirements, limited instruction sets, relatively slow computation throughput, or any of the above.

**[0037]** The following examples pertain to further embodiments.

**[0038]** Example 1a includes an apparatus comprising: a rod-shaped substrate including a rod long axis; a first layer, including a first interconnect, substantially surrounding the

substrate in a first plane that is orthogonal to the rod long axis; and a second layer, including a second interconnect, substantially surrounding the first layer in the first plane.

**[0039]** A “first layer” as used herein does not necessarily mean no other layer is between the “first layer” and the substrate. For example, 1 or 2 buildup layers could be between the “first layer” and the core.

**[0040]** Example 2a includes the apparatus of example 1a, wherein: the first layer has a first maximum diameter in the first plane; and the second layer includes a second maximum diameter, in the first plane, which is greater than the first maximum diameter.

**[0041]** Example 3a includes the apparatus of example 1a wherein the first interconnect includes (a)(i) a first copper pad, and (a)(ii) a first via with a layer of copper along inner walls of the first via.

**[0042]** Another version of example 3a includes the apparatus of example 1a wherein the first interconnect includes (a)(i) a first copper trace, and (a)(ii) a first via with a layer of copper along inner walls of the first via.

**[0043]** Example 4a includes the apparatus of example 3a wherein: the first via includes first portion having a first width and a second portion having a second width that is less than the first width; and the second portion is between the first portion and the substrate.

**[0044]** Example 5a includes the apparatus of example 3a wherein: the second interconnect comprising a second via; and a plane that intersects the rod long axis and the first via does not intersect the second via.

**[0045]** Example 6a includes the apparatus of example 3a comprising a first package comprising a processor and memory and at least one of the processor and the memory are configured to electronically couple to the first via.

**[0046]** Example 7a includes the apparatus of example 6a wherein: the first package comprises first and second interconnect bumps; the first plane intersects the first and second interconnect bumps; and the first interconnect bump includes a first maximum width and the second interconnect bump includes a second maximum width that is larger than the first maximum width.

[0047] Example 8a includes the apparatus of example 6a wherein the first package comprises first and second wire bonds and the first wire bond is configured to electrically couple to the first via.

[0048] Example 9a includes the apparatus of example 3a comprising a semiconductor chip on the substrate, the semiconductor chip including an outer surface that is curvilinear.

[0049] Example 10a includes the apparatus of example 9a wherein the outer surface includes an arc in the first plane.

[0050] Example 11a includes the apparatus of example 3a comprising first and second semiconductor chips, wherein the first plane intersects the first chip but does not intersect the second chip.

[0051] Example 12a includes the apparatus of example 2a wherein the first layer includes an insulative film.

[0052] Example 13a includes the apparatus of example 12a wherein the insulative film includes a seam where two portions of the insulative film meet one another.

[0053] Example 14a includes the apparatus of example 1a wherein the second layer has an outer surface that is curvilinear.

[0054] Example 15a includes the apparatus of example 14a wherein the first layer has an inner surface that is curvilinear and includes a first radius of curvature that is less than a second radius of curvature of the outer surface of the second layer.

[0055] Example 16a includes the apparatus of example 1a wherein: the second layer includes a first planar face in a first face plane and a second planar face in a second face plane; the first face plane is not orthogonal to the second face plane; and the first face plane is not parallel to the second face plane.

[0056] Example 17a includes the apparatus of example 1a wherein the substrate includes a first metal transmission line including a first long axis parallel to the rod long axis.

[0057] Example 18a includes the apparatus of example 17a wherein: the substrate includes a second metal transmission line including a second long axis parallel to the rod long axis; the

first metal transmission line is configured to transmit at least one of power and a signal and the second metal transmission line is configured to couple to ground.

**[0058]** Example 19a includes a method comprising: provide a rod-shaped substrate including a rod long axis; form a first copper layer over the rod-shaped substrate; apply a first photoresist layer to the first copper layer and pattern the first copper layer, based on the first photoresist layer, to form copper pads; apply a dielectric layer over the copper pads and form first and second vias within the dielectric layer and in contact with the copper pads; form a second copper layer over the dielectric layer and within the first and second vias; apply a second photoresist layer to the second copper layer and pattern the second photoresist layer to expose the first and second vias and the second copper layer; and form a third copper layer within the first and second vias.

**[0059]** Another version of Example 19a includes a method comprising: provide a rod-shaped substrate including a rod long axis; form a first copper layer over the rod-shaped substrate; apply a first photoresist layer to the first copper layer and pattern the first copper layer, based on the first photoresist layer, to form copper traces; apply a dielectric layer over the copper traces and form first and second vias within the dielectric layer and in contact with the copper traces; form a second copper layer over the dielectric layer and within the first and second vias; apply a second photoresist layer to the second copper layer and pattern the second photoresist layer to expose the first and second vias and the second copper layer; and form a third copper layer within the first and second vias.

**[0060]** Another version of Example 19a includes a method comprising: provide a rod-shaped substrate including a rod long axis; form a first copper layer over the rod-shaped substrate; apply a first photoresist layer to the first copper layer and pattern the first copper layer, based on the first photoresist layer, to form copper interconnects; apply a dielectric layer over the copper pads and form first and second vias within the dielectric layer and in contact with the copper interconnects; form a second copper layer over the dielectric layer and within the first and second vias; apply a second photoresist layer to the second copper layer and pattern the second photoresist layer to expose the first and second vias and the second copper layer; and form a third copper layer within the first and second vias.

**[0061]** Example 20a includes the method of example 19 comprising rotating the substrate about the rod long axis after forming the first via but before forming the second via.

**[0062]** In another embodiment the substrate may be static and manufacturing elements may rotate about the substrate. For example, a light source may rotate around the substrate to expose mask elements and the like. For example, a laser source may rotate around the substrate to form various vias around the core.

**[0063]** Example 21 includes the method of example 19 comprising rotating the substrate about the rod long axis after beginning patterning the second photoresist layer but before finishing patterning the second photoresist dielectric layer.

**[0064]** Example 22a includes the method of claim 19 wherein forming the second copper layer includes electroless copper plating and forming the third copper layer includes electrolytic copper plating.

**[0065]** Example 23a includes an apparatus comprising: a rod-shaped substrate including a rod long axis; a first layer, which includes a first via and first insulating material, substantially surrounding the substrate in a first plane that is orthogonal to the rod long axis; and a second layer, which includes a second via and second insulating material, substantially surrounding the first layer in the first plane.

**[0066]** Example 24a includes the apparatus of example 23a comprising a first package that couples to at least one of the first and second vias with at least one of: (a) two interconnect bumps that are differently sized from each other, and (b) two wire bonds.

**[0067]** Example 25a includes the apparatus of example 23a wherein: the second layer has a second outer surface that is curvilinear; and the first layer has a first outer surface that is curvilinear and includes a first radius of curvature that is less than a second radius of curvature of the second outer surface.

**[0068]** Example 26a includes a system comprising: a memory; and a processor coupled to the memory, wherein at least one of the processor and the memory couple to the first and second layers according to any one of examples 1a to 5a and 9a to 18a.

**[0069]** Example 27a includes the apparatus of any of examples 1 to 13 and 16 to 18 wherein the second layer has an outer surface that is curvilinear.

**[0070]** Example 28a includes the apparatus of any of examples 1 to 8 and 11 to 13 wherein: the second layer includes a first planar face in a first face plane and a second planar face in a second face plane; the first face plane is not orthogonal to the second face plane; and the first face plane is not parallel to the second face plane.

**[0071]** Example 29a includes the apparatus of any of examples 1 to 3 and 12 to 18 comprising a first package comprising a processor and memory and at least one of the processor and the memory are configured to electronically couple to the first via.

**[0072]** The foregoing description of the embodiments of the invention has been presented for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise forms disclosed. This description and the claims following include terms, such as left, right, top, bottom, over, under, upper, lower, first, second, etc. that are used for descriptive purposes only and are not to be construed as limiting. For example, terms designating relative vertical position refer to a situation where a device side (or active surface) of a substrate or integrated circuit is the "top" surface of that substrate; the substrate may actually be in any orientation so that a "top" side of a substrate may be lower than the "bottom" side in a standard terrestrial frame of reference and still fall within the meaning of the term "top." The term "on" as used herein (including in the claims) does not indicate that a first layer "on" a second layer is directly on and in immediate contact with the second layer unless such is specifically stated; there may be a third layer or other structure between the first layer and the second layer on the first layer. The embodiments of a device or article described herein can be manufactured, used, or shipped in a number of positions and orientations. Persons skilled in the relevant art can appreciate that many modifications and variations are possible in light of the above teaching. Persons skilled in the art will recognize various equivalent combinations and substitutions for various components shown in the Figures. It is therefore intended that the scope of the invention be limited not by this detailed description, but rather by the claims appended hereto.



What is claimed is:

- 1 1. An apparatus comprising:  
2 a rod-shaped substrate including a rod long axis;  
3 a first layer, including a first interconnect, substantially surrounding the substrate in a  
4 first plane that is orthogonal to the rod long axis; and  
5 a second layer, including a second interconnect, substantially surrounding the first  
6 layer in the first plane.
  
- 1 2. The apparatus of claim 1, wherein:  
2 the first layer has a first maximum diameter in the first plane; and  
3 the second layer includes a second maximum diameter, in the first plane, which is  
4 greater than the first maximum diameter.
  
- 1 3. The apparatus of claim 1 wherein the first interconnect includes (a)(i) a first copper  
2 pad, and (a)(ii) a first via with a layer of copper along inner walls of the first via.
  
- 1 4. The apparatus of claim 3 wherein:  
2 the first via includes first portion having a first width and a second portion having a  
3 second width that is less than the first width; and  
4 the second portion is between the first portion and the substrate.
  
- 1 5. The apparatus of claim 3 wherein:  
2 the second interconnect comprising a second via; and  
3 a plane that intersects the rod long axis and the first via does not intersect the second  
4 via.
  
- 1 6. The apparatus of claim 3 comprising a first package comprising a processor and  
2 memory and at least one of the processor and the memory are configured to electronically  
3 couple to the first via.
  
- 1 7. The apparatus of claim 6 wherein:  
2 the first package comprises first and second interconnect bumps;

3           the first plane intersects the first and second interconnect bumps; and  
4           the first interconnect bump includes a first maximum width and the second  
5 interconnect bump includes a second maximum width that is larger than the first maximum  
6 width.

1 8.       The apparatus of claim 6 wherein the first package comprises first and second wire  
2 bonds and the first wire bond is configured to electrically couple to the first via.

1 9.       The apparatus of claim 3 comprising a semiconductor chip on the substrate, the  
2 semiconductor chip including an outer surface that is curvilinear.

1 10.      The apparatus of claim 9 wherein the outer surface includes an arc in the first plane.

1 11.      The apparatus of claim 3 comprising first and second semiconductor chips, wherein  
2 the first plane intersects the first chip but does not intersect the second chip.

1 12.      The apparatus of claim 2 wherein the first layer includes an insulative film.

1 13.      The apparatus of claim 12 wherein the insulative film includes a seam where two  
2 portions of the insulative film meet one another.

1 14.      The apparatus of claim 1 wherein the second layer has an outer surface that is  
2 curvilinear.

1 15.      The apparatus of claim 14 wherein the first layer has an inner surface that is  
2 curvilinear and includes a first radius of curvature that is less than a second radius of  
3 curvature of the outer surface of the second layer.

1 16.      The apparatus of claim 1 wherein:  
2           the second layer includes a first planar face in a first face plane and a second planar  
3 face in a second face plane;  
4           the first face plane is not orthogonal to the second face plane; and

5 the first face plane is not parallel to the second face plane.

1 17. The apparatus of claim 1 wherein the substrate includes a first metal transmission line  
2 including a first long axis parallel to the rod long axis.

1 18. The apparatus of claim 17 wherein:  
2 the substrate includes a second metal transmission line including a second long axis  
3 parallel to the rod long axis;  
4 the first metal transmission line is configured to transmit at least one of power and a  
5 signal and the second metal transmission line is configured to couple to ground.

1 19. A method comprising:  
2 provide a rod-shaped substrate including a rod long axis;  
3 form a first copper layer over the rod-shaped substrate;  
4 apply a first photoresist layer to the first copper layer and pattern the first copper  
5 layer, based on the first photoresist layer, to form copper interconnects;  
6 apply a dielectric layer over the copper pads and form first and second vias within the  
7 dielectric layer and in contact with the copper interconnects;  
8 form a second copper layer over the dielectric layer and within the first and second  
9 vias;  
10 apply a second photoresist layer to the second copper layer and pattern the second  
11 photoresist layer to expose the first and second vias and the second copper layer; and  
12 form a third copper layer within the first and second vias.

1 20. The method of claim 19 comprising rotating the substrate about the rod long axis after  
2 forming the first via but before forming the second via.

1 21. The method of claim 19 comprising rotating the substrate about the rod long axis after  
2 beginning patterning the second photoresist layer but before finishing patterning the second  
3 photoresist dielectric layer.

1 22. The method of claim 19 wherein forming the second copper layer includes electroless  
2 copper plating and forming the third copper layer includes electrolytic copper plating.

1 23. An apparatus comprising:  
2 a rod-shaped substrate including a rod long axis;  
3 a first layer, which includes a first via and first insulating material, substantially  
4 surrounding the substrate in a first plane that is orthogonal to the rod long axis; and  
5 a second layer, which includes a second via and second insulating material,  
6 substantially surrounding the first layer in the first plane.

1 24. The apparatus of claim 23 comprising a first package that couples to at least one of  
2 the first and second vias with at least one of: (a) two interconnect bumps that are differently  
3 sized from each other, and (b) two wire bonds.

1 25. The apparatus of claim 23 wherein:  
2 the second layer has a second outer surface that is curvilinear; and  
3 the first layer has a first outer surface that is curvilinear and includes a first radius of  
4 curvature that is less than a second radius of curvature of the second outer surface.

1 26. A system comprising:  
2 a memory; and  
3 a processor coupled to the memory,  
4 wherein at least one of the processor and the memory couple to the first and second  
5 layers according to any one of claims 1 to 5 and 9 to 18.




FIG. 1A




FIG. 1B




FIG. 2




FIG. 3A




FIG. 3B




FIG. 3C



5/12




FIG. 3D




FIG. 3E




FIG. 3F




FIG. 3G




FIG. 3H




FIG. 3I




FIG. 3J

8/12




FIG. 3K




FIG. 3L




FIG. 3M




FIG. 3N

10/12

400




Figure 4




FIG. 5

12/12




Figure 6



## INTERNATIONAL SEARCH REPORT

International application No.  
**PCT/US2017/025257****A. CLASSIFICATION OF SUBJECT MATTER****H05K 3/40(2006.01)i, H05K 3/46(2006.01)i, H01L 23/48(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

H05K 3/40; H01L 21/768; H01L 33/20; H01L 51/00; H01L 23/48; F21V 23/00; H05K 3/32; A61B 8/00; H01L 41/00; H01L 33/62; H05K 3/46

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) &amp; keywords: rod, cylinder, curcular, substrate, interconnect, layer

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2014-0146536 A1 (LITE-ON TECHNOLOGY CORP. et al.) 29 May 2014 See paragraphs [0032]-[0046], claims 16-17 and figures 2-6C.	1-3, 9-16, 23-25
Y		4-8, 17-22, 26
Y	US 2014-0197545 A1 (HAROLD R. CHASE et al.) 17 July 2014 See paragraphs [0004]-[0050], claim 2 and figure 1.	4-8, 17-22, 26
A	US 2013-0140528 A1 (MARGARETHA MARIA DE KOK et al.) 06 June 2013 See paragraphs [0148]-[0149] and figures 9A-9C.	1-26
A	US 2007-0276238 A1 (WOJTEK SUDOL) 29 November 2007 See paragraphs [0024]-[0028] and figure 6.	1-26
A	US 2011-0254043 A1 (TETSU NEGISHI et al.) 20 October 2011 See paragraphs [0481]-[0487] and figure 4.	1-26

 Further documents are listed in the continuation of Box C. See patent family annex.

\* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&amp;" document member of the same patent family

Date of the actual completion of the international search

27 December 2017 (27.12.2017)

Date of mailing of the international search report

**27 December 2017 (27.12.2017)**

Name and mailing address of the ISA/KR

International Application Division

Korean Intellectual Property Office


189 Cheongsa-ro, Seo-gu, Daejeon, 35208, Republic of Korea

Facsimile No. +82-42-481-8578

Authorized officer

KIM, Sung Gon

Telephone No. +82-42-481-8746



**INTERNATIONAL SEARCH REPORT**

Information on patent family members

International application No.

**PCT/US2017/025257**

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2014-0146536 A1	29/05/2014	CN 103855141 A US 9028098 B2	11/06/2014 12/05/2015
US 2014-0197545 A1	17/07/2014	US 9198293 B2	24/11/2015
US 2013-0140528 A1	06/06/2013	CN 102804445 A CN 102804445 B EP 2346108 A1 EP 2524404 A2 EP 2524404 B1 JP 2013-517525 A JP 5878476 B2 US 9076970 B2 WO 2011-087361 A2 WO 2011-087361 A3	28/11/2012 25/11/2015 20/07/2011 21/11/2012 08/03/2017 16/05/2013 08/03/2016 07/07/2015 21/07/2011 20/10/2011
US 2007-0276238 A1	29/11/2007	CN 1890031 A CN 1890031 B EP 1691937 A1 EP 1691937 B1 JP 2007-515268 A JP 4773366 B2 US 7741756 B2 WO 2005-053863 A1	03/01/2007 29/09/2010 23/08/2006 22/03/2017 14/06/2007 14/09/2011 22/06/2010 16/06/2005
US 2011-0254043 A1	20/10/2011	CN 102074631 A CN 102074631 B JP 2011-086865 A JP 2011-108933 A JP 2011-109050 A JP 2011-109063 A JP 2011-119449 A JP 2011-119618 A JP 2012-256924 A JP 4887414 B2 JP 4897034 B2 JP 4912454 B2 JP 5014403 B2 JP 5014477 B2 JP 5094824 B2 JP 5422712 B2 KR 10-1178468 B1 KR 10-2011-0043461 A US 8872214 B2	25/05/2011 16/12/2015 28/04/2011 02/06/2011 02/06/2011 02/06/2011 16/06/2011 16/06/2011 27/12/2012 29/02/2012 14/03/2012 11/04/2012 29/08/2012 29/08/2012 12/12/2012 19/02/2014 06/09/2012 27/04/2011 28/10/2014