

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property
Organization
International Bureau



(10) International Publication Number

WO 2017/196391 A1

(43) International Publication Date
16 November 2017 (16.11.2017)

(51) International Patent Classification:

H04L 1/00 (2006.01) **H03M 13/05** (2006.01)
H03M 13/00 (2006.01)

(21) International Application Number:

PCT/US2016/063650

(22) International Filing Date:

23 November 2016 (23.11.2016)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

62/335,261	12 May 2016 (12.05.2016)	US
62/336,402	13 May 2016 (13.05.2016)	US

(71) **Applicant:** INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95054 (US).

(72) **Inventors:** LEE, Wook, Bong; 5729 W. Las Positas Blvd. #306, Pleasanton, CA 94588 (US). SASOGLU, Eren; 50 E Middlefield Rd, Apt. 30, Mountain View, CA 94043 (US). TALWAR, Shilpa; 22780 Stevens Creek Blvd, Cupertino, CA 95014 (US). NIMBALKER, Ajit; 4241 Stanley Ave, Fremont, CA 94538 (US). DAVYDOV, Alexei, Vladimirovich; Lenin av. 28/11-40, 603132 Nizhny Novgorod (RU). ERMOLAEV, Gregory; Monchegorskaya str. 7a, 603000 Nizhny Novgorod (RU).

(74) **Agent:** BLACK, David, W. et al.; Schwegman, Lundberg & Woessner, P.A., P.O. Box 2938, Minneapolis, MN 55402 (US).

(54) Title: CONSTRUCTING, REPRESENTING, AND ENCODING POLAR CODES




FIG. 1

(57) **Abstract:** Disclosed herein are user equipment (UE) and base station (eNB) apparatus and methodology for polar code construction, representation and encoding/decoding. An apparatus of a UE may include memory and processing circuitry coupled to the memory. The processing circuitry is configured to generate input vectors by adding zeros to a set of input bits. A polar code permutation vector is generated based on estimates of channel reliability of a transmission channel. The estimates are determined using a pre-defined range of signal-to-noise ratios (SNRs) of the transmission channel. The polar code permutation vector is applied to the input vectors to obtain output permuted vectors. The output permuted vectors are polar coded using a generator matrix, to generate an encoded information block for transmission to an evolved Node-B (eNB) via the transmission channel.

CONSTRUCTING, REPRESENTING, AND ENCODING POLAR CODES

5

PRIORITY CLAIM

[0001] This application claims the benefit of priority to United States Provisional Patent Application Serial No. 62/335,261, filed May 12, 2016, and entitled “CONSTRUCTING, REPRESENTING, AND ENCODING POLAR CODES,” and United States Provisional Patent Application Serial No. 62/336,402, filed May 13, 2016, and entitled “POLAR CODE CONSTRUCTION,” which applications are incorporated herein by reference in their entireties.

15

TECHNICAL FIELD

[0002] Embodiments pertain to wireless communications. Some embodiments relate to constructing, representing and encoding polar codes.

BACKGROUND

20 [0003] With the increase in different types of devices communicating with various network devices, usage of 3GPP LTE systems has increased. The penetration of mobile devices (user equipment or UEs) in modern society has continued to drive demand for a wide variety of networked devices in a number of disparate environments. The use of networked UEs using 3GPP
25 LTE systems has increased in all areas of home and work life. Fifth generation (5G) wireless systems are forthcoming, and are expected to enable even greater speed, connectivity, and usability.

[0004] One concern with wireless communications is using reliable error correction techniques. Polar coding is a new error correction coding
30 technique with theoretical guarantees to achieve the capacity of communication channels. One of the main drawbacks of known polar codes is that their performance under successive cancellation (SC) decoding is inferior to that of turbo and low-density parity-check (LDPC) codes. More involved decoders like list decoders and maximum likelihood (ML) decoders improve

known polar codes' performance only marginally. Known polar code constructions become efficient only when aided by an additional cyclic redundancy check (CRC), which contributes to increased system complexity and processing times.

5

BRIEF DESCRIPTION OF THE FIGURES

- [0005] In the figures, which are not necessarily drawn to scale, like numerals may describe similar components in different views. Like numerals having different letter suffixes may represent different instances of similar 10 components. Some embodiments are illustrated by way of example, and not limitation, in the following figures of the accompanying drawings.
- [0006] FIG. 1 is a diagram of a polar code encoder in accordance with some embodiments.
- [0007] FIG. 2 is a flow diagram of a method to encode input bits using 15 a polar code in accordance with some embodiments.
- [0008] FIG. 3 is a flow diagram of a method to generate a polar code in accordance with some embodiments.
- [0009] FIG. 4 is a functional diagram of a User Equipment (UE) using a polar encoder in accordance with some embodiments.
- 20 [0010] FIG. 5 is a diagram of a size N polar code generator in accordance with some embodiments.
- [0011] FIG. 6 is a flow diagram of a method for generating a representation of a polar code permutation vector using a smaller size polar 25 code permutation vector and a bit sequence in accordance with some embodiments.
- [0012] FIG. 7 is a flow diagram illustrating example functionalities for generating a polar code permutation vector, in accordance with an example embodiment.
- 30 [0013] FIG. 8 illustrates a block diagram of a communication device such as an Evolved Node-B (eNB) or a user equipment (UE), in accordance with some embodiments.

DETAILED DESCRIPTION

[0014] The following description and the drawings sufficiently illustrate specific embodiments to enable those skilled in the art to practice them. A number of examples are described in the context of 3GPP communication systems and components thereof. It will be understood that principles of the embodiments are applicable in other types of communication systems, such as Wi-Fi or Wi-Max networks, Bluetooth or other personal-area networks, Zigbee or other home-area networks, wireless mesh networks, and the like, without limitation, unless expressly limited by a corresponding claim.

5 Given the benefit of the present disclosure, persons skilled in the relevant technologies will be able to engineer suitable variations to implement principles of the embodiments in other types of communication systems. Various diverse embodiments may incorporate structural, logical, electrical, process, and other differences. Portions and features of some embodiments

10 may be included in, or substituted for, those of other embodiments. Embodiments set forth in the claims encompass all presently-known, and after-arising, equivalents of those claims.

15

[0015] FIG. 1 is a diagram of a polar code encoder in accordance with some embodiments. Referring to FIG. 1, the polar code encoder 100 may include a zero padding block 102, a polar code permutation block 104 and a generator matrix G_N 106, where N is the size of the polar code encoder and the number of generated output bits.

[0016] Polar codes belong to a class of affine codes that can be generated by subsets of the rows of the generator matrix 106:

25 [0017]
$$G_N = \begin{bmatrix} 1 & 0 \\ 1 & 1 \end{bmatrix}^{\otimes \log_2 N},$$

where “ \otimes ” denotes a Kronecker power. In some embodiments, a rate K/N code (which may or may not be used as a polar code) may be generated by picking any K rows of G_N as a generator matrix. One or more codes in this class can be encoded by the matrix multiplication $U_i^N G_N$, where U_i is set to a data bit if the i^{th} row of G_N is in the code's generator matrix, and otherwise

U_i is set to a predetermined value, e.g., zeros. Such a code can be referred to as a polar code if its generator matrix includes K rows of G_N that satisfy $Z(W_i) \leq Z(W_j)$ if i^{th} row is in the matrix and j^{th} row is not. Here, W_i is the channel associated with bit i, with input U_i and output $Y_1^N U_1^{i-1}$, where Y_1^N denotes the output of the channel with input $U_1^N G_N$. Z denotes the Bhattacharyya parameter, which is the reliability associated with communicating the i^{th} bit on the $W(i)$ channel. The order of $Z(W_i)$'s depends on the underlying channel and thus polar codes are channel-specific designs. These codes may have good performance under successive cancellation (SC) decoding and indeed achieve channel capacity. Although very few codes are true polar codes according to this strict definition (in particular, if the order of $Z(W_i)$'s is unique for a given W , there is a unique polar code for that channel and given rate), many codes that do not necessarily adhere to the above rule may be called polar codes. In some embodiments, all of these codes share the property that $Z(W_i)$ be "small" if the i^{th} row is included in the generator matrix. Embodiments of the present disclosure also follow this practice and thus the codes here will also be called polar codes.

[0018] Embodiments of the present disclosure are directed to a class of polar codes that have excellent performance under list decoding, without the aid of an external CRC. This simplifies their decoding, and eliminates CRC overhead. In addition, a single "permutation" is used to represent codes of arbitrary rates. That is, for a given code length, codes of all rates can be encoded using the same mechanism.

[0019] The reliability of each bit U_i under SC decoding can be estimated closely by a recursive "polarize--quantize" technique. A linear-time algorithm may be used to estimate $Z(W_i)$ values very closely and one or more of the most reliable bits may be selected. However, this bit selection only optimizes performance under SC decoder, but this performance itself is may not be compatible with other alternatives like Turbo and LDPC codes. In contrast, embodiments of the code constructions in the present disclosure may

be only slightly less optimal under SC decoding, but are significantly superior to other constructions under list decoding. Additionally, unlike other constructions, these codes do not need the CRC to improve decoding performance.

5 [0020] Referring to FIG. 1, K input data bits 110 (V_1, \dots, V_k) are to be encoded by a rate K/N code. In order to do so, the zero padding block 102 may be used to zero pad the input bits 110 V_1, \dots, V_k with $(N-K)$ bits of predetermined values (for example, zero bits) to obtain the length N vector

112 $(V_1, \dots, V_k, 0, \dots, 0)$. This vector is then permuted by the polar code

10 permutation vector P_N 104, and the permuted N-bit vector 114 is communicated as input to the generator matrix 106, which generates the polar coded data bits 116. The selection of the polar code permutation vector 104 may depend on N, but not on K. Therefore, codes of all rates at a given length N may be encoded by the same encoder 100.

15 [0021] FIG. 2 is a flow diagram of a method to encode input bits using a polar code in accordance with some embodiments. Referring to FIGS. 1 and 2, the example method 200 may start at 202, when a length N input vector (e.g., 112) may be generated based on K input data bits (e.g., 110), where K and N may be integers with K being less than or equal to than N. In an example, the input data bits 110 may be zero-padded so that the input vector 112 of length N is generated, which may include the K input bits and $(N-K)$ zeros (or other predetermined bits). At 204, the input vector 112 is permuted by the polar code permutation vector 104 to generate the permuted N-bit vector 114. At 206, the permuted N-bit vector 114 is encoded by the generator matrix G_N 106 to generate coded data bits X_N 116 as output. At 208, the coded data bits X_N 116 can be transmitted.

[0022] Example polar code permutation vectors (that is, permutations) for code lengths 2^n for $n = 5, \dots, 13$ are given in Listing A below. One or more other permutation vectors may be derived from the permutations listed in 30 Listing A. For example, if system requirements dictate that data be encoded at rates $K_1/N, K_2/N, \dots, K_m/N$ for a given N , then any permutation derived from P_N by permuting the first K_1 numbers $P_N(1), \dots, P_N(K_1)$ among

themselves can be used. Similarly, the numbers $P_N(K_1 + 1), \dots, P_N(K_1 + K_2)$ can be permuted among themselves, and so can the numbers $P_N(K_1 + K_2 + 1), \dots, P_N(K_1 + K_2 + K_3)$, and so on.

Alternatively, any other permutation that can be derived from P_N may be used
5 as well. One suitable class of such permutations is defined by setting a threshold α , with all numbers in the derived permutation being at most α positions away from their positions in P_N . In other words, if R_N is the derived permutation, the following condition is satisfied $R_N(i) = P_N(j)$ for some
10 $i - \alpha \leq j \leq i + \alpha$. Such a derived permutation may be preferred if, for instance, it can be more efficiently represented in memory. In this regard, there may be a trade-off between how large α is and how robust a performance the derived permutation will have. Thus the choice of the derived permutation may be based on error performance versus implementation efficiency considerations.

15 [0023] Design of the polar code permutation vectors (or permutations) listed in Listing A.

[0024] Approximately optimal polar codes for SC decoding may be constructed using the "polarize--quantize" technique. However, bit selection using this technique may not lead to codes that are competitive with the state-of-the-art LDPC or Turbo codes unless the decoding of these polar codes is augmented by a CRC stage. The quantization technique used in embodiments of the present disclosure to estimate the bit reliabilities leads to only slight performance loss under SC decoding (which in many cases may not be the decoder of choice), but dramatically improves performance under list decoding.
25

[0025] In some embodiments, generation of the permutations listed in Listing A may start by estimating the bit-channel reliabilities for all channel signal-to-noise ratios (SNRs) from, e.g., -8dB to 11dB, with 0.5dB increments. These constructions are then tested at different rates and channel conditions.
30 In some examples, the construction SNR that achieves optimal performance may be between 0dB and 2dB above the true channel SNR.

[0026] The permutations may be generated using the technique described below and illustrated in the flow diagram of FIG. 3. FIG. 3 is a flow diagram of a method 300 to generate a polar code in accordance with some embodiments.

5 [0027] At 302, the permutation vector length may be fixed at length N. Bit-channel estimation may be performed with underlying transmission channel SNRs ranging from snr_{min} to snr_{max} , with increments of SNR_{inc} . In this regard, a plurality of estimates of channel reliability (e.g., Z(Wi)) may be generated for a transmission channel W(i). For example, to derive the
10 permutations in Listing A, the following SNR values may be used:
 $snr_{min} = -8dB$, $snr_{max} = 11dB$, and $SNR_{inc} = 0.5dB$. In the description below, the underlying channel SNR may be referred to as snr_{target} .

15 [0028] At 304, the polar code permutation vector is initialized as an empty permutation vector. At the end of the flow diagram in FIG. 3 this vector will have length N.

[0029] At 306, an iteration loop may be performed with SNR values of $snr_{channel} = snr_{min}$, till $snr_{channel} = snr_{max}$ with increments at SNR_{inc} . At 308, for construction rules at $snr_{target} = snr_{channel} + \{0, 0.5, 1, 1.5, 2\}dB$, the rate may be found, at which
20 each construction rule achieves a target block error rate (BLER) (e.g., BLER=1% or another predetermined rate). At 310, the construction rule with the highest rate may be selected. At 312, it may be determined for the selected construction rule and its rate, whether the data bits associated with the rule are a superset of a previous permutation vector (e.g., a permutation vector
25 generated during a previous iteration cycle). At 316, when the data bits associated with the rule are a superset of the previous permutation vector, then the new bit positions are appended to the permutation vector. At 314, when the data bits associated with the rule are not a superset of the previous permutation vector, then the next best construction rule is selected and
30 processing may resume at 308. In instances when no construction rule passes the test in 308, then an error notification may be presented and no permutation vector is generated. At 318, the permutation vector may be appended with any

missing bit positions so that a total of N positions are included in the permutation vector.

[0030] In some embodiments, the above technique may simultaneously provide that the constructed codes are nested so that codes of lower rate are 5 sub-codes of those at higher rates, and that codes of all rates have error performance that satisfies a pre-determined error rate. Many refinements and variations on the above technique are possible. For example, a more finely nested construction may be obtained by considering construction and channel SNRs at smaller SNR increments.

10 [0031] FIG. 4 is a functional diagram of a User Equipment (UE) using a polar encoder in accordance with some embodiments. In some embodiments, the UE 400 may include application circuitry 402, baseband circuitry 404, Radio Frequency (RF) circuitry 406, front-end module (FEM) circuitry 408, and multiple antennas 410A-410D, coupled together at least as 15 shown. In some embodiments, other circuitry or arrangements may include one or more elements or components of the application circuitry 402, the baseband circuitry 404, the RF circuitry 406 or the FEM circuitry 408, and may also include other elements or components in some cases. As an example, “processing circuitry” may include one or more elements or 20 components, some or all of which may be included in the application circuitry 402 or the baseband circuitry 404. As another example, “transceiver circuitry” may include one or more elements or components, some or all of which may be included in the RF circuitry 406 or the FEM circuitry 408. These examples are not limiting, however, as the processing circuitry or the transceiver 25 circuitry may also include other elements or components in some cases.

[0032] The application circuitry 402 may include one or more application processors. For example, the application circuitry 402 may include circuitry such as, but not limited to, one or more single-core or multi-core processors. The processor(s) may include any combination of general-purpose processors and dedicated processors (e.g., graphics processors, application processors, etc.). The processors may be coupled with or may include memory/storage and may be configured to execute instructions stored in the memory/storage to enable various applications or operating systems to 30

run on the system to perform one or more of the functionalities described herein.

[0033] The baseband circuitry 404 may include circuitry such as, but not limited to, one or more single-core or multi-core processors. The 5 baseband circuitry 404 may include one or more baseband processors or control logic to process baseband signals received from a receive signal path of the RF circuitry 406 and to generate baseband signals for a transmit signal path of the RF circuitry 406. Baseband processing circuitry 404 may interface with the application circuitry 402 for generation and processing of the 10 baseband signals and for controlling operations of the RF circuitry 406. For example, in some embodiments, the baseband circuitry 404 may include a second generation (2G) baseband processor 404a, third generation (3G) baseband processor 404b, fourth generation (4G) baseband processor 404c, or other baseband processor(s) 404d for other existing generations, generations in 15 development or to be developed in the future (e.g., fifth generation (5G), 6G, etc.). The baseband circuitry 404 (e.g., one or more of baseband processors 404a-d) may handle various radio control functions that enable communication with one or more radio networks via the RF circuitry 406.

[0034] The radio control functions may include, but are not limited to, 20 signal modulation/demodulation, encoding/decoding, radio frequency shifting, etc. In some embodiments, modulation/demodulation circuitry of the baseband circuitry 404 may include Fast-Fourier Transform (FFT), precoding, or constellation mapping/demapping functionality. In some embodiments, encoding/decoding circuitry of the baseband circuitry 404 may include Low 25 Density Parity Check (LDPC) encoder/decoder functionality, optionally alongside other techniques such as, for example, block codes, convolutional codes, turbo codes, or the like, which may be used to support legacy protocols. Embodiments of modulation/demodulation and encoder/decoder functionality are not limited to these examples and may include other suitable functionality 30 in other embodiments.

[0035] In some embodiments, the baseband circuitry 404 may include elements of a protocol stack such as, for example, elements of an evolved universal terrestrial radio access network (EUTRAN) protocol including, for

example, physical (PHY) 405a, media access control (MAC) 405b, radio link control (RLC) 405c, packet data convergence protocol (PDCP) 405d, and/or radio resource control (RRC) 405e elements.

[0036] A central processing unit (CPU) 404e of the baseband circuitry 5 404 may be configured to run elements of the protocol stack for signaling of the PHY, MAC, RLC, PDCP or RRC layers. In some embodiments, the baseband circuitry may include one or more audio digital signal processor(s) (DSP) 404f. The audio DSP(s) 404f may be include elements for compression/decompression and echo cancellation and may include other 10 suitable processing elements in other embodiments. Components of the baseband circuitry may be suitably combined in a single chip, a single chipset, or disposed on a same circuit board in some embodiments. In some embodiments, some or all of the constituent components of the baseband circuitry 404 and the application circuitry 402 may be 15 implemented together such as, for example, on a system on chip (SOC).

[0037] In some embodiments, the baseband circuitry 404 may provide for communication compatible with one or more radio technologies. For example, in some embodiments, the baseband circuitry 404 may support communication with an evolved universal terrestrial radio access network 20 (EUTRAN) or other wireless metropolitan area networks (WMAN), a wireless local area network (WLAN), a wireless personal area network (WPAN). Embodiments in which the baseband circuitry 404 is configured to support radio communications of more than one wireless protocol may be referred to as multi-mode baseband circuitry.

[0038] In some embodiment, the baseband circuitry 204 may include a polar code encoder 404g, which may be configured to perform one or more of the functionalities disclosed herein in connection with construction, representation and encoding of polar codes, including polar code permutation vectors. In an example, the encoder 404g may be similar to the polar code 30 encoder 100 of FIG. 1, and performing one or more of the functions described herein and also illustrated in one or more of the flow diagrams in the attached figures.

[0039] RF circuitry 406 may enable communication with wireless networks using modulated electromagnetic radiation through a non-solid medium. In various embodiments, the RF circuitry 406 may include switches, filters, amplifiers, etc. to facilitate the communication with the wireless network. RF circuitry 406 may include a receive signal path which may include circuitry to down-convert RF signals received from the FEM circuitry 408 and provide baseband signals to the baseband circuitry 404. RF circuitry 406 may also include a transmit signal path which may include circuitry to up-convert baseband signals provided by the baseband circuitry 404 and provide RF output signals to the FEM circuitry 408 for transmission.

[0040] In some embodiments, the RF circuitry 406 may include a receive signal path and a transmit signal path. The receive signal path of the RF circuitry 406 may include mixer circuitry 406a, amplifier circuitry 406b and filter circuitry 406c. The transmit signal path of the RF circuitry 406 may include filter circuitry 406c and mixer circuitry 406a. RF circuitry 406 may also include synthesizer circuitry 406d for synthesizing a frequency for use by the mixer circuitry 406a of the receive signal path and the transmit signal path. In some embodiments, the mixer circuitry 406a of the receive signal path may be configured to down-convert RF signals received from the FEM circuitry 408 based on the synthesized frequency provided by synthesizer circuitry 406d. The amplifier circuitry 406b may be configured to amplify the down-converted signals and the filter circuitry 406c may be a low-pass filter (LPF) or band-pass filter (BPF) configured to remove unwanted signals from the down-converted signals to generate output baseband signals. Output baseband signals may be provided to the baseband circuitry 404 for further processing. In some embodiments, the output baseband signals may be zero-frequency baseband signals, although this is not a requirement. In some embodiments, mixer circuitry 406a of the receive signal path may comprise passive mixers, although the scope of the embodiments is not limited in this respect. In some embodiments, the mixer circuitry 406a of the transmit signal path may be configured to up-convert input baseband signals based on the synthesized frequency provided by the synthesizer circuitry 406d to generate RF output signals for the FEM circuitry 408. The baseband signals may be provided by

the baseband circuitry 404 and may be filtered by filter circuitry 406c. The filter circuitry 406c may include a low-pass filter (LPF), although the scope of the embodiments is not limited in this respect.

[0041] In some embodiments, the mixer circuitry 406a of the receive signal path and the mixer circuitry 406a of the transmit signal path may include two or more mixers and may be arranged for quadrature downconversion or upconversion respectively. In some embodiments, the mixer circuitry 406a of the receive signal path and the mixer circuitry 406a of the transmit signal path may include two or more mixers and may be arranged 10 for image rejection (e.g., Hartley image rejection). In some embodiments, the mixer circuitry 406a of the receive signal path and the mixer circuitry 406a may be arranged for direct downconversion or direct upconversion, respectively. In some embodiments, the mixer circuitry 406a of the receive signal path and the mixer circuitry 406a of the transmit signal path may be 15 configured for super-heterodyne operation.

[0042] In some embodiments, the output baseband signals and the input baseband signals may be analog baseband signals, although the scope of the embodiments is not limited in this respect. In some alternate embodiments, the output baseband signals and the input baseband signals may 20 be digital baseband signals. In these alternate embodiments, the RF circuitry 406 may include analog-to-digital converter (ADC) and digital-to-analog converter (DAC) circuitry and the baseband circuitry 404 may include a digital baseband interface to communicate with the RF circuitry 406. In some dual-mode embodiments, a separate radio IC circuitry may be provided for 25 processing signals for each spectrum, although the scope of the embodiments is not limited in this respect.

[0043] In some embodiments, the synthesizer circuitry 406d may be a fractional-N synthesizer or a fractional N/N+1 synthesizer, although the scope of the embodiments is not limited in this respect as other types of frequency 30 synthesizers may be suitable. For example, synthesizer circuitry 406d may be a delta-sigma synthesizer, a frequency multiplier, or a synthesizer comprising a phase-locked loop with a frequency divider. The synthesizer circuitry 406d may be configured to synthesize an output frequency for use by the mixer

- circuitry 406a of the RF circuitry 406 based on a frequency input and a divider control input. In some embodiments, the synthesizer circuitry 406d may be a fractional N/N+1 synthesizer. In some embodiments, frequency input may be provided by a voltage controlled oscillator (VCO), although that is not a
- 5 requirement. Divider control input may be provided by either the baseband circuitry 404 or the applications processor 402 depending on the desired output frequency. In some embodiments, a divider control input (e.g., N) may be determined from a look-up table based on a channel indicated by the applications processor 402.
- 10 [0044] Synthesizer circuitry 406d of the RF circuitry 406 may include a divider, a delay-locked loop (DLL), a multiplexer and a phase accumulator. In some embodiments, the divider may be a dual modulus divider (DMD) and the phase accumulator may be a digital phase accumulator (DPA). In some embodiments, the DMD may be configured to divide the input signal by either
- 15 N or N+1 (e.g., based on a carry out) to provide a fractional division ratio. In some example embodiments, the DLL may include a set of cascaded, tunable, delay elements, a phase detector, a charge pump and a D-type flip-flop. In these embodiments, the delay elements may be configured to break a VCO period up into Nd equal packets of phase, where Nd is the number of delay
- 20 elements in the delay line. In this way, the DLL provides negative feedback to help ensure that the total delay through the delay line is one VCO cycle.
- [0045] In some embodiments, synthesizer circuitry 406d may be configured to generate a carrier frequency as the output frequency, while in other embodiments, the output frequency may be a multiple of the carrier
- 25 frequency (e.g., twice the carrier frequency, four times the carrier frequency) and used in conjunction with quadrature generator and divider circuitry to generate multiple signals at the carrier frequency with multiple different phases with respect to each other. In some embodiments, the output frequency may be a LO frequency (fLO). In some embodiments, the RF circuitry 406 may include an IQ/polar converter.
- 30 [0046] FEM circuitry 408 may include a receive signal path, which may include circuitry configured to operate on RF signals received from one or more of the antennas 410A-D, amplify the received signals and provide the

amplified versions of the received signals to the RF circuitry 406 for further processing. FEM circuitry 408 may also include a transmit signal path which may include circuitry configured to amplify signals for transmission provided by the RF circuitry 406 for transmission by one or more of the one or more 5 antennas 410A-D.

[0047] In some embodiments, the FEM circuitry 408 may include a TX/RX switch to switch between transmit mode and receive mode operation. The FEM circuitry may include a receive signal path and a transmit signal path. The receive signal path of the FEM circuitry may include a low-noise 10 amplifier (LNA) to amplify received RF signals and provide the amplified received RF signals as an output (e.g., to the RF circuitry 406). The transmit signal path of the FEM circuitry 408 may include a power amplifier (PA) to amplify input RF signals (e.g., provided by RF circuitry 406), and one or more filters to generate RF signals for subsequent transmission (e.g., by one or more 15 of the one or more antennas 410. In some embodiments, the UE 400 may include additional elements such as, for example, memory/storage, display, camera, sensor, or input/output (I/O) interface.

[0048] In an example, a single “permutation” technique for generating a polar code permutation vector may provide optimal performance with 20 relatively low processing resource requirements. However, in instances when a large polar code permutation vector is used for polar coding, a large memory may be required during processing. For example, in order to represent a polar code permutation vector of codeword length $N = 8192$, $13 \times 8192 = 106496$ bits are required, which is 13KB (this large codeword is listed in Listing A). 25 Using various techniques, an approximation of the “permutation” (or permutation vector) may be utilized with smaller memory requirement with marginal performance degradation.


[0049] For example, a polar code permutation vector of a large codeword size may be represented using a permutation vector of a smaller size 30 and a bit sequence. More specifically, two sets of small codeword permutation vectors may be generated. One is the small codeword permutation vector and the other may be prepared from the small codeword permutation vector and a value that represents the size of the permutation vector. The two

- smaller permutation vectors may then be compared with the long codeword (optimal) permutation. More specifically, indices from both small codeword permutation vectors are compared with a corresponding index in the optimal permutation to determine which one provides less offset from the optimal
- 5 permutation. A corresponding position in the bit sequence is then marked with 1, if less offset is provided from the second permutation vector, otherwise the corresponding position in the bit sequence is marked with 0. In some examples, the bit sequence can be represented by a binary run-length code, as further explained below.
- 10 **[0050]** In embodiments, the device 400 of FIG. 4, and/or circuitry of the device 400 such as the RF circuitry 406, the baseband circuitry 404, and/or other circuitry may be configured to: receive an indication of a codeword to be represented using polar codes, where the codeword size is larger than a small codeword size used to represent the codeword; generate a small codeword
- 15 permutation and a bit sequence to represent the codeword; and send the represented codeword. In other embodiments, the device 400 such as the RF circuitry 406, the baseband circuitry 404, and/or other circuitry may be configured to: generate a first polar code permutation of a first size and a first binary sequence; determine a permutation replica based on the first polar code
- 20 permutation; and output indices from the first polar code permutation and the permutation replica based on the first binary sequence to form a second polar code permutation for the second size
- 25 **[0051]** In some embodiments, the electronic device 400 such as the RF circuitry 406, the baseband circuitry 404, and/or other circuitry may be configured to perform one or more processes, techniques, and/or methods as described herein, or portions thereof. One such process may include identifying or causing to identify a large codeword to be represented using polar codes; representing or causing to represent the large codeword using a small codeword permutation and a bit sequence; and transmitting or causing to
- 30 transmit the represented codeword. Another such process may include acquiring or causing to acquire a first polar code permutation of a first size and a first binary sequence; obtaining or causing to obtain a permutation replica based on the first polar code permutation; and reading or causing to read out

indices from the first polar code permutation and the permutation replica based on the first binary sequence to form a second polar code permutation for the second size.

[0052] Even though the components of FIG. 4 are discussed in
5 reference to a UE, the same components and functionalities may also be
associated with an evolved Node B (eNB).

[0053] FIG. 5 is a diagram of a size N polar code generator in
accordance with some embodiments. Referring to FIG. 5, the generator 500
may include two polar code generators (502 and 504) for polar codes of size
10 N/2. The two polar codes generated by polar code generators 502 and 504



may be combined with a polarization operation 506. For example, after the polarization 506, the channel of the N/2 polar code generator block 502 may be degraded, while the channel of the lower N/2 polar code generator block 504 may be upgraded. Using this property, size N
15 polar code construction rule may be represented using size N/2 polar code construction rule. The order of bit positions within the permutation vector contains information of ordering of a bit channel at the information bit position where information bits are loaded in the order of permutation and according to the coding rate. Remaining bits may be filled with predetermined
20 values, e.g. zeros.

[0054] In an example, the optimal polar code permutation vector is of size N and the polar code construction rule is based on size N/2 polar code permutation vector. A size N permutation vector may be generated based on the following techniques described in FIG. 6. FIG. 6 is a flow diagram of a
25 method for generating a representation of a polar code permutation vector using a smaller size polar code permutation vector and a bit sequence in accordance with some embodiments.

[0055] At 602, during initialization, the optimal permutation vector of size N is designated as “Opt” (ultimately, Opt will be represented by a polar
30 code permutation vector of size N/2, Approx_Per, and a bit sequence, BitSequence). The first smaller permutation vector of size N/2 is designated

as Set1. A second polar code permutation vector is designated as Set2 and is generated by adding the size of the smaller permutation vector (i.e., N/2) to the first smaller permutation vector Set1. The initialization, therefore, may be represented as follows:

- 5 [0056] Set1 = Permutation_N/2
[0057] Set2 = Permutation_N/2 + N/2
[0058] Opt = Permutation_N
[0059] IDX = [0:1:N-1]
[0060] Approx_Perm = []
10 [0061] BitSequence = []
[0062] Count1 = Count2 = 0
[0063] The Permutation_N/2 indicates the permutation vector for size N/2, and it contains information of ordering of bit channel at the information bit position where information bits are loaded in the order of permutation and according to coding rate, and remaining bits are filled with predetermined values (frozen), e.g. zeros. The Approx_Perm is the polar code construction (or polar code permutation vector) for size N polar code obtained using the N/2 polar code permutation vector and BitSequence is the bit index which indicates which of the two smaller permutations supplies each position in the 15 larger permutation. Put another way, Approx_Perm is the smaller polar code permutation vector (of size N/2) which can be used with the BitSequence to represent the optimal (size N) polar code permutation vector (i.e., Opt).
20 [0064] At 604, an iteration may be performed for values of K from 0 to (N-1), with K being increased by 1 at every iteration. At 606, it is determined whether Count1 \geq N/2. If it is, then processing continues at 612-614 by performing the following functions: at 612, BitSequence = [BitSequence 1] (i.e., 1 is added to BitSequence); at 614, Approx_Perm = [Approx_Perm Set2(Count2)] (i.e., Set2(Count2) is added to Approx_Perm); and at 616, Count2 is increased by 1.
25 [0065] At 608, if the condition at 606 is not satisfied, it is determined whether Count2 \geq N/2. If it is, then processing continues at 618-622 by

performing the following functions: at 618, BitSequence = [BitSequence 0] (i.e., 0 is added to BitSequence); at 620, Approx_Perm = [Approx_Perm Set1(Count1)] (i.e., Set1(Count1) is added to Approx_Perm); and at 622, Count1 is increased by 1.

5 [0066] At 610, if the condition at 608 is not satisfied, it may be determined whether $\text{IDX}(\text{Opt} == \text{Set1}(\text{Count1})) > \text{IDX}(\text{Opt} == \text{Set2}(\text{Count2}))$, which is equivalent to determining that the number Set1(Count1) occurs in Opt after the number Set2(Count2). If Set1(Count1) occurs in Opt after the number Set2(Count2), then processing resumes at 612. If Set1(Count1) does not occur in Opt after the number Set2(Count2), then processing resumes at 618. The following pseudo code may represent the flow diagram in FIG. 6:

```
For k = 0:N-1
    if (Count1 ≥ N/2)
        BitSequence = [BitSequence 1]
        15     Approx_Perm = [Approx_Perm Set2(Count2)]
        Count2 += 1
    elseif (Count2 ≥ N/2)
        BitSequence = [BitSequence 0]
        Approx_Perm = [Approx_Perm Set1(Count1)]
        20     Count1 += 1
    else
        if (IDX(Opt == Set1(Count1)) > IDX(Opt == Set2(Count2)))
            BitSequence = [BitSequence 1]
            Approx_Perm = [Approx_Perm Set2(Count2)]
            25     Count2 += 1
        else
            BitSequence = [BitSequence 0]
            Approx_Perm = [Approx_Perm Set1(Count1)]
            Count1 += 1
        end
    end
30
```

[0067] Recursive Construction

[0068] In case of recursive construction, i.e. starting from a certain size M, and creating permutations of size 2·M, 4·M, 8·M, etc, the 35 Approx_Perm may replace the new size of Permutation_N/2 for a next size.

[0069] As an example, take M = 64, N = 2·M = 128 and N/2 = 64.

After initialization, there is no Approx_Perm, and Set1, Set2 and Opt indicate

Set1 = Permutation_N/2, Set2 = Permutation_N/2+N/2 and Opt = Permutation_N as follows:

[0070] Set1 = [63 62 61 59 55 47 60 31 58 57 54 53 46 51 45 43 30 29 39 27 ...];

5 [0071] Set2 = [63 62 61 59 55 47 60 31 58 57 ...] + 64 = [127 126 125 123 119 111 124 95 122 121 118 117 110 115 109 107 94 93 103 91 ...]; and

[0072] Opt = [127 126 125 123 119 111 124 95 122 121 118 117 63 110 115 109 107 94 93 103 91 62 ...].

10 [0073] Using the techniques disclosed in FIG. 6, the following may be generated:

[0074] Approx_Perm = [127 126 125 123 119 111 124 95 122 121 118 117 63 110 115 109 107 94 93 103 91 62 ...] and BitSequence = [1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 0 ...].

15 [0075] Now for next size, i.e. 4·M = 256 and N = 256 in this case, the Approx_Perm may replace Permutation_N/2 = Permutation_128, and processing flow in FIG. 6 may be repeated to obtain Approx_Perm for size N = 256.

[0076] Run-Length Representation

20 [0077] The generated short codeword permutation vector with length N/2 may be used with BitSequence to construct size N permutation vector. In an example, the BitSequence can be represented by binary run-length code as follows:

25 [0078] BitSequence = [1 0 ...] may be represented as [12A1A8A...] or [12, 1, 8, ...], where ‘A’ or ‘,’ represents the switching point of 1 or 0, and the number in front of that symbol is length of the run of 1s or 0s.

[0079] Using the run-length notation, the permutation for size N may be described as follows;

BitSequence_RL = [12, 1, 8, ...] = [$i_{2,0}, i_{1,0}, i_{2,1}, i_{1,0}, \dots, i_{2,K-1}, i_{1,K-1}$]
 Approx_Perm = [Set2(1:i_{2,0}) Set1(1:i_{1,0}) Set2(i_{2,0} + 1:Σ_{k=0}¹ i_{2,k}) Set1(i_{1,0} + 1:Σ_{k=0}¹ i_{1,k}) ... Set2(Σ_{k=0}^{K-2} i_{2,k} + 1:Σ_{k=0}^{K-1} i_{2,k}) Set1(Σ_{k=0}^{K-2} i_{1,k} + 1:Σ_{k=0}^{K-1} i_{1,k})]
 And N = Σ_{k=0}^{K-1} i_{1,k} + Σ_{k=0}^{K-1} i_{2,k}.

[0080] Rule for Non-power of 2

[0081] In case of construction for $N \neq 2^n$, legacy shortening techniques may be used. In that instance, the shortened index may be excluded from the Set1/Set2, and therefore, also from Approx_Perms and BitSequence. The shortened index may be predetermined, e.g. last S bits, where S is the number of bits to be shortened.

[0082] Examples of generating size 128, 256, 512, 1024, 2048, 4096, 8192 codeword (i.e., polar code permutation vector) from a size 64 permutation vector (i.e., permutation vector with 64 values) are provided in Listing B.

[0083] FIG. 7 is a flow diagram illustrating example functionalities for generating a polar code permutation vector, in accordance with an example embodiment. Referring to FIG. 7, the example method 700 may start at 702, when a plurality of input vectors may be generated by adding zeros to a set of input bits. For example, the input vectors 112 may be generated by zero-padding the input bits 110 (FIG. 1). At 704, a polar code permutation vector may be generated based on a plurality of estimates of channel reliability of a transmission channel. The plurality of estimates may be determined using a pre-defined range of signal-to-noise ratios (SNRs) of the transmission channel (e.g., 302 at FIG. 3). At 706, the permutation vector may be applied to the plurality of input vectors to obtain a plurality of output permuted vectors. For example, the permutation vector 104 may be applied to the input vectors 112 to obtain a plurality of output permuted vectors 114. The plurality of output permuted vectors may be polar coded using a generator matrix, to generate an encoded information block for transmission to an evolved Node-B (eNB) via the transmission channel. For example, the permuted vectors 114 may be polar coded using the generator matrix 106. The permutation vector (e.g., 104) may indicate positions of the input bits within the output vectors associated with a block error rate (BLER) below a threshold level.

[0084] FIG. 8 illustrates a block diagram of a communication device such as an eNB or a UE, in accordance with some embodiments. In alternative embodiments, the communication device 800 may operate as a standalone device or may be connected (e.g., networked) to other

communication devices. In a networked deployment, the communication device 800 may operate in the capacity of a server communication device, a client communication device, or both in server-client network environments. In an example, the communication device 800 may act as a peer

5 communication device in peer-to-peer (P2P) (or other distributed) network environment. The communication device 800 may be a UE, eNB, PC, a tablet PC, a STB, a PDA, a mobile telephone, a smart phone, a web appliance, a network router, switch or bridge, or any communication device capable of executing instructions (sequential or otherwise) that specify actions to be taken

10 by that communication device. Further, while only a single communication device is illustrated, the term "communication device" shall also be taken to include any collection of communication devices that individually or jointly execute a set (or multiple sets) of instructions to perform any one or more of the methodologies discussed herein, such as cloud computing, software as a

15 service (SaaS), other computer cluster configurations.

[0085] Examples, as described herein, may include, or may operate on, logic or a number of components, modules, or mechanisms. Modules are tangible entities (e.g., hardware) capable of performing specified operations and may be configured or arranged in a certain manner. In an example, circuits may be arranged (e.g., internally or with respect to external entities such as other circuits) in a specified manner as a module. In an example, the whole or part of one or more computer systems (e.g., a standalone, client or server computer system) or one or more hardware processors may be configured by firmware or software (e.g., instructions, an application portion, or an application) as a module that operates to perform specified operations. In an example, the software may reside on a communication device readable medium. In an example, the software, when executed by the underlying hardware of the module, causes the hardware to perform the specified operations.

30 [0086] Accordingly, the term "module" is understood to encompass a tangible entity, be that an entity that is physically constructed, specifically configured (e.g., hardwired), or temporarily (e.g., transitorily) configured (e.g., programmed) to operate in a specified manner or to perform part or all of any

operation described herein. Considering examples in which modules are temporarily configured, each of the modules need not be instantiated at any one moment in time. For example, where the modules comprise a general-purpose hardware processor configured using software, the general-purpose hardware processor may be configured as respective different modules at different times. Software may accordingly configure a hardware processor, for example, to constitute a particular module at one instance of time and to constitute a different module at a different instance of time.

[0087] Communication device (e.g., UE) 800 may include a hardware processor 802 (e.g., a central processing unit (CPU), a graphics processing unit (GPU), a hardware processor core, or any combination thereof), a main memory 804 and a static memory 806, some or all of which may communicate with each other via an interlink (e.g., bus) 808. The communication device 800 may further include a display unit 810, an alphanumeric input device 812 (e.g., a keyboard), and a user interface (UI) navigation device 814 (e.g., a mouse). In an example, the display unit 810, input device 812 and UI navigation device 814 may be a touch screen display. The communication device 800 may additionally include a storage device (e.g., drive unit) 816, a signal generation device 818 (e.g., a speaker), a network interface device 820, and one or more sensors 821, such as a global positioning system (GPS) sensor, compass, accelerometer, or other sensor. The communication device 800 may include an output controller 828, such as a serial (e.g., universal serial bus (USB), parallel, or other wired or wireless (e.g., infrared (IR), near field communication (NFC), etc.) connection to communicate or control one or more peripheral devices (e.g., a printer, card reader, etc.).

[0088] The storage device 816 may include a communication device readable medium 822 on which is stored one or more sets of data structures or instructions 824 (e.g., software) embodying or utilized by any one or more of the techniques or functions described herein. The instructions 824 may also reside, completely or at least partially, within the main memory 804, within static memory 806, or within the hardware processor 802 during execution thereof by the communication device 800. In an example, one or any combination of the hardware processor 802, the main memory 804, the static

memory 806, or the storage device 816 may constitute communication device readable media.

[0089] While the communication device readable medium 822 is illustrated as a single medium, the term "communication device readable medium" may include a single medium or multiple media (e.g., a centralized or distributed database, and/or associated caches and servers) configured to store the one or more instructions 824.

[0090] The term "communication device readable medium" may include any medium that is capable of storing, encoding, or carrying instructions for execution by the communication device 800 and that cause the communication device 800 to perform any one or more of the techniques of the present disclosure, or that is capable of storing, encoding or carrying data structures used by or associated with such instructions. Non-limiting communication device readable medium examples may include solid-state memories, and optical and magnetic media. Specific examples of communication device readable media may include: non-volatile memory, such as semiconductor memory devices (e.g., Electrically Programmable Read-Only Memory (EPROM), Electrically Erasable Programmable Read-Only Memory (EEPROM)) and flash memory devices; magnetic disks, such as internal hard disks and removable disks; magneto-optical disks; Random Access Memory (RAM); and CD-ROM and DVD-ROM disks. In some examples, communication device readable media may include non-transitory communication device readable media. In some examples, communication device readable media may include communication device readable media that is not a transitory propagating signal.

[0091] The instructions 824 may further be transmitted or received over a communications network 826 using a transmission medium via the network interface device 820 utilizing any one of a number of transfer protocols (e.g., frame relay, internet protocol (IP), transmission control protocol (TCP), user datagram protocol (UDP), hypertext transfer protocol (HTTP), etc.). Example communication networks may include a local area network (LAN), a wide area network (WAN), a packet data network (e.g., the Internet), mobile telephone networks (e.g., cellular networks), Plain Old

Telephone (POTS) networks, and wireless data networks (e.g., Institute of Electrical and Electronics Engineers (IEEE) 802.11 family of standards known as Wi-Fi®, IEEE 802.16 family of standards known as WiMax®), IEEE 802.15.4 family of standards, a Long Term Evolution (LTE) family of standards, a Universal Mobile Telecommunications System (UMTS) family of standards, peer-to-peer (P2P) networks, among others. In an example, the network interface device 820 may include one or more physical jacks (e.g., Ethernet, coaxial, or phone jacks) or one or more antennas to connect to the communications network 826. In an example, the network interface device 820 may include a plurality of antennas to wirelessly communicate using at least one of single-input multiple-output (SIMO), MIMO, or multiple-input single-output (MISO) techniques. In some examples, the network interface device 820 may wirelessly communicate using Multiple User MIMO techniques. The term "transmission medium" shall be taken to include any intangible medium that is capable of storing, encoding or carrying instructions for execution by the communication device 800, and includes digital or analog communications signals or other intangible medium to facilitate communication of such software.

[0092] Even though certain techniques are described herein and are associated with a user equipment (UE) or Evolved Node-B (eNB), the disclosure is not limited in this regard and other devices may be used as well. Additionally, functionalities described herein as being performed by the UE may be performed by the eNB, and vice versa (i.e., the polar code construction, representation and encoding techniques described herein are interchangeable between devices).

[0093] Additional notes and examples:

[0094] Example 1 is an apparatus of a user equipment (UE), the apparatus comprising: memory; and processing circuitry coupled to the memory, the processing circuitry configured to: generate input vectors by adding zeros to a set of input bits; generate a polar code permutation vector based on estimates of channel reliability of a transmission channel, the estimates determined using a pre-defined range of signal-to-noise ratios (SNRs) of the transmission channel; apply the polar code permutation vector

to the input vectors to obtain output permuted vectors; and polar code the output permuted vectors using a generator matrix, to generate an encoded information block for transmission to an evolved Node-B (eNB) via the transmission channel, wherein the polar code permutation vector indicates 5 positions of the input bits within the output permuted vectors associated with a block error rate (BLER) below a threshold level.

[0095] In Example 2, the subject matter of Example 1 optionally includes wherein to generate the polar code permutation vector, the processing circuitry is further configured to: initialize the polar code permutation vector 10 as an empty vector.

[0096] In Example 3, the subject matter of Example 2 optionally includes wherein to generate the polar code permutation vector, the processing circuitry is further configured to: iterate between a minimum SNR and a maximum SNR at a pre-determined SNR increment value, to generate the 15 estimates of channel reliability, wherein each estimate of channel reliability is associated with one or more construction codes indicating output bit positions with the BLER below the threshold level.

[0097] In Example 4, the subject matter of Example 3 optionally includes wherein to generate the polar code permutation vector, the processing 20 circuitry is further configured to: for SNR values between the minimum SNR and the maximum SNR, iterate with increments at the pre-determined SNR increment value: for a particular one of the input vectors, select a corresponding channel reliability estimate of the estimates of channel 25 reliability; and determine channel rates at which the one or more construction codes associated with the channel reliability estimate satisfy the BLER being below the threshold level.

[0098] In Example 5, the subject matter of Example 4 optionally includes wherein to generate the polar code permutation vector, the processing circuitry is further configured to, during the iteration: select a construction 30 code from the one or more construction codes, associated with a highest channel rate among the determined channel rates; and append new bit positions associated with the selected construction code to the polar code permutation vector.

[0099] In Example 6, the subject matter of Example 5 optionally includes wherein to generate the polar code permutation vector, the processing circuitry is further configured to, during the iteration: determine for the selected construction code and the highest channel rate, whether the new bit positions are a superset of a previous polar code permutation vector generated during a previous iteration; and append the new bit positions to the polar code permutation vector upon determining that the new bit positions are a superset of the previous polar code permutation vector.

[00100] In Example 7, the subject matter of Example 6 optionally includes wherein to generate the polar code permutation vector, the processing circuitry is further configured to, subsequent to the iteration: determine whether a number of bit positions within the polar code permutation vector matches a number of inputs to the generator matrix; and upon determining one or more bit positions are missing, add the missing bit positions to the polar code permutation vector.

[00101] In Example 8, the subject matter of any one or more of Examples 1–7 optionally include wherein the generator matrix is of a type

$$G_N = \begin{bmatrix} 1 & 0 \\ 1 & 1 \end{bmatrix}^{\otimes \log_2 N}$$

, where operation “ \otimes ” denotes a Kronecker power

and N denotes a size of the output permuted vectors.

[00102] In Example 9, the subject matter of any one or more of Examples 1–8 optionally include wherein a number of the input vectors matches a number of bit positions within the polar code permutation vector.

[00103] In Example 10, the subject matter of any one or more of Examples 1–9 optionally include wherein the processing circuitry is further configured to: generate a second polar code permutation vector based on the estimates of channel reliability of a transmission channel, wherein the second polar code permutation vector is smaller than the polar code permutation vector.

[00104] In Example 11, the subject matter of Example 10 optionally includes wherein the second polar code permutation vector is half the size of the polar code permutation vector.

- [00105] In Example 12, the subject matter of any one or more of Examples 10–11 optionally include wherein the processing circuitry is further configured to: generate a third polar code permutation vector using the second polar code permutation vector and a size of the second polar code permutation vector; generate a bit sequence of size equal to the size of the polar code permutation vector, wherein a bit at a bit position in the bit sequence indicates whether a value at the bit position within the polar code permutation vector is the same as a value at the bit position within the polar code permutation vector or a value at the bit position within the second polar code permutation vector.
- 5 [00106] In Example 13, the subject matter of Example 12 optionally includes wherein the processing circuitry is further configured to: encode the third polar code permutation vector and the bit sequence as a representation of the polar code permutation vector, for transmission to the eNB.
- 10 [00107] In Example 14, the subject matter of any one or more of Examples 1–13 optionally include a transceiver coupled to an antenna, the transceiver configured to transmit the encoded information block to the eNB.
- 15 [00108] Example 15 is an apparatus of an evolved Node B (eNB) configured to communicate with a user equipment (UE), the apparatus comprising: memory; and processing circuitry, the processing circuitry configured to: acquire a bit sequence and a first polar code permutation vector from the memory; generate using the bit sequence and the first polar code permutation vector, a second polar code permutation vector, the second polar code permutation vector having a number of bit positions that is a multiple of a number of bit positions within the first polar code permutation vector; apply 20 the second polar code permutation vector to input vectors to obtain output permuted vectors; and polar code the output permuted vectors using a generator matrix, to generate an encoded information block for transmission to the UE via a transmission channel.
- 25 [00109] In Example 16, the subject matter of Example 15 optionally includes wherein the processing circuitry is further configured to: generate a third polar code permutation vector using the first polar code permutation vector and the number of bit positions within the first polar code permutation vector.

[00110] In Example 17, the subject matter of Example 16 optionally includes wherein the processing circuitry is further configured to: add the number of bit positions within the first polar code permutation vector to each vector value within the first polar code permutation vector to generate the third
5 polar code permutation vector.

[00111] In Example 18, the subject matter of any one or more of Examples 16–17 optionally include wherein: the bit sequence comprises a plurality of bits at a corresponding plurality of bit positions; and a bit at a bit position of the plurality of bit positions indicates whether a value at the bit
10 position within the second polar code permutation vector is determined based on a value at the bit position within the first polar code permutation vector or a value at the bit position within the third polar code permutation vector.

[00112] Example 19 is a computer-readable storage medium that stores instructions for execution by one or more processors of a user equipment (UE), the one or more processors to configure the UE to: generate input vectors by adding zeros to a set of input bits; iterate between a minimum SNR and a maximum SNR at a pre-determined SNR increment value, to generate estimates of channel reliability of a transmission channel; generate a polar code permutation vector based on estimates of channel reliability of the
15 transmission channel; apply the polar code permutation vector to the input vectors to obtain output permuted vectors; and polar code the output permuted vectors using a generator matrix, to generate an encoded information block for transmission to an evolved Node-B (eNB) via the transmission channel, wherein each estimate of channel reliability is associated with one or more
20 construction codes indicating output bit positions with the BLER below the threshold level, and wherein the polar code permutation vector indicates positions of the input bits within the output vectors associated with a block error rate (BLER) below a threshold level.
25

[00113] In Example 20, the subject matter of Example 19 optionally includes wherein to generate the polar code permutation vector, the one or more processors further configure the UE to: initialize the polar code permutation vector as an empty vector.
30

- [00114] In Example 21, the subject matter of Example 20 optionally includes wherein to generate the permutation vector, the one or more processors further configure the UE to: select a construction code from the one or more construction codes, associated with a highest channel rate among the 5 determined plurality of channel rates; and append new bit positions associated with the selected construction code to the permutation vector.
- [00115] In Example 22, the subject matter of Example 21 optionally includes wherein to generate the permutation vector, the one or more processors further configure the UE to: determine for the selected construction 10 code and the highest channel rate, whether the new bit positions are a superset of a previous polar code permutation vector generated during a previous iteration; and append the new bit positions to the polar code permutation vector upon determining that the new bit positions are a superset of the previous permutation vector.
- 15 [00116] In Example 23, the subject matter of Example 22 optionally includes wherein to generate the permutation vector, the one or more processors further configure the UE to: determine whether a number of bit positions within the polar code permutation vector matches a number of inputs to the generator matrix; and upon determining the number of bit positions 20 within the polar code permutation vector does not match a number of inputs to the generator matrix and one or more bit positions are missing, add the missing bit positions to the polar code permutation vector.
- [00117] In Example 24, the subject matter of any one or more of Examples 19–23 optionally include wherein the one or more processors 25 further configure the UE to: generate a second polar code permutation vector based on the plurality estimates of channel reliability of a transmission channel, wherein the second polar code permutation vector comprises a number of values that is smaller than a number of values within the polar code permutation vector.
- 30 [00118] In Example 25, the subject matter of Example 24 optionally includes wherein the one or more processors further configure the UE to: generate a third polar code permutation vector using the second polar code

permutation vector and the number of values within the second polar code permutation vector.

[00119] In Example 26, the subject matter of Example 25 optionally includes wherein the one or more processors further configure the UE to:

- 5 generate a bit sequence comprising a plurality of bits, wherein a number of the plurality of bits within the bit sequence is equal to the number of values within the polar code permutation vector, wherein a bit at a bit position in the bit sequence indicates whether a value at the bit position within the polar code permutation vector is the same as a value at the bit position within the polar
- 10 code permutation vector or a value at the bit position within the second polar code permutation vector.

[00120] In Example 27, the subject matter of Example 26 optionally includes wherein the one or more processors further configure the UE to:

- generate a binary run-length code based on the bit sequence; and encode the
- 15 second polar code permutation vector and the binary run-length code as a representation of the polar code permutation vector, for transmission to the eNB.

- [00121] Example 28 is an apparatus of a user equipment (UE), the apparatus comprising: means for generating input vectors by adding zeros to a set of input bits; means for generating a polar code permutation vector based on estimates of channel reliability of a transmission channel, the estimates determined using a pre-defined range of signal-to-noise ratios (SNRs) of the transmission channel; means for applying the polar code permutation vector to the input vectors to obtain output permuted vectors; and means for polar coding the output permuted vectors using a generator matrix, to generate an encoded information block for transmission to an evolved Node-B (eNB) via the transmission channel, wherein the polar code permutation vector indicates positions of the input bits within the output permuted vectors associated with a block error rate (BLER) below a threshold level.
- 25

- 30 [00122] In Example 29, the subject matter of Example 28 optionally includes means for initializing the polar code permutation vector as an empty vector.

- [00123] In Example 30, the subject matter of Example 29 optionally includes means for iterating between a minimum SNR and a maximum SNR at a pre-determined SNR increment value, to generate the estimates of channel reliability, wherein each estimate of channel reliability is associated with one or more construction codes indicating output bit positions with the BLER below the threshold level.
- 5
- [00124] In Example 31, the subject matter of Example 30 optionally includes for SNR values between the minimum SNR and the maximum SNR, with increments at the pre-determined SNR increment value: means for selecting a corresponding channel reliability estimate of the estimates of channel reliability, for a particular one of the input vectors; and means for determining channel rates at which the one or more construction codes associated with the channel reliability estimate satisfy the BLER being below the threshold level.
- 10
- [00125] In Example 32, the subject matter of Example 31 optionally includes means for selecting a construction code from the one or more construction codes, associated with a highest channel rate among the determined channel rates; and means for appending new bit positions associated with the selected construction code to the polar code permutation vector.
- 15
- [00126] In Example 33, the subject matter of Example 32 optionally includes means for determining for the selected construction code and the highest channel rate, whether the new bit positions are a superset of a previous polar code permutation vector generated during a previous iteration; and means for appending the new bit positions to the polar code permutation vector upon determining that the new bit positions are a superset of the previous polar code permutation vector. The above detailed description includes references to the accompanying drawings, which form a part of the detailed description. The drawings show, by way of illustration, specific embodiments that may be practiced. These embodiments are also referred to herein as "examples." Such examples may include elements in addition to those shown or described. However, also contemplated are examples that include the elements shown or described. Moreover, also contemplated are
- 20
- 25
- 30

examples using any combination or permutation of those elements shown or described (or one or more aspects thereof), either with respect to a particular example (or one or more aspects thereof), or with respect to other examples (or one or more aspects thereof) shown or described herein.

5 [00127] Publications, patents, and patent documents referred to in this document are incorporated by reference herein in their entirety, as though individually incorporated by reference. In the event of inconsistent usages between this document and those documents so incorporated by reference, the usage in the incorporated reference(s) are supplementary to that of this
10 document; for irreconcilable inconsistencies, the usage in this document controls.

[00128] The above description is intended to be illustrative, and not restrictive. For example, the above-described examples (or one or more aspects thereof) may be used in combination with others. Other embodiments
15 may be used, such as by one of ordinary skill in the art upon reviewing the above description. The Abstract is to allow the reader to quickly ascertain the nature of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims. Also, in the above Detailed Description, various features may be grouped together to
20 streamline the disclosure. However, the claims may not set forth every feature disclosed herein as embodiments may feature a subset of said features.
Further, embodiments may include fewer features than those disclosed in a particular example. Thus, the following claims are hereby incorporated into the Detailed Description, with a claim standing on its own as a separate
25 embodiment. The scope of the embodiments disclosed herein is to be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are entitled.

Listing A: Permutations for lengths 64, 128, 256, 512, 1024, 2048, 4096, 8192.

Notation:

$P_N(i) = j$ means P_N maps the i^{th} bit to the j^{th} position

5

$P_{64} = [64\ 63\ 62\ 60\ 56\ 48\ 61\ 32\ 59\ 58\ 55\ 54\ 47\ 52\ 46\ 44\ 31\ 30\ 40\ 28\ 57\ 53\ 24\ 51\ 16\ 45\ 50\ 43\ 42\ 29\ 39\ 27\ 38\ 26\ 23\ 36\ 22\ 15\ 20\ 14\ 12\ 49\ 41\ 8\ 37\ 25\ 21\ 35\ 34\ 19\ 13\ 11\ 18\ 7\ 10\ 6\ 4\ 33\ 17\ 9\ 5\ 3\ 2\ 1]$

10 $P_{128} = [128\ 127\ 126\ 124\ 120\ 112\ 125\ 96\ 123\ 122\ 119\ 118\ 64\ 111\ 116\ 110\ 108\ 95\ 94\ 104\ 92\ 63\ 121\ 117\ 62\ 88\ 115\ 60\ 109\ 114\ 80\ 107\ 56\ 106\ 93\ 103\ 91\ 102\ 48\ 90\ 100\ 87\ 61\ 86\ 32\ 59\ 79\ 84\ 58\ 78\ 55\ 54\ 76\ 52\ 47\ 46\ 72\ 113\ 105\ 44\ 101\ 31\ 89\ 99\ 30\ 85\ 98\ 40\ 83\ 28\ 57\ 77\ 24\ 82\ 53\ 75\ 51\ 16\ 74\ 50\ 45\ 71\ 43\ 70\ 42\ 29\ 39\ 68\ 27\ 38\ 26\ 97\ 23\ 36\ 22\ 15\ 20\ 14\ 81\ 73\ 12\ 49\ 69\ 41\ 8\ 25\ 37\ 67\ 21\ 35\ 66\ 13\ 19\ 34\ 11\ 18\ 7\ 10\ 6\ 4\ 65\ 33\ 17\ 9\ 5\ 3\ 2\ 1]$

15 $P_{256} = [256\ 255\ 254\ 252\ 248\ 240\ 253\ 224\ 251\ 250\ 247\ 192\ 246\ 239\ 244\ 238\ 236\ 128\ 223\ 222\ 232\ 220\ 191\ 216\ 190\ 249\ 245\ 188\ 243\ 208\ 242\ 237\ 127\ 184\ 235\ 126\ 234\ 231\ 221\ 124\ 176\ 230\ 219\ 218\ 120\ 228\ 215\ 160\ 214\ 189\ 112\ 187\ 207\ 212\ 186\ 206\ 183\ 182\ 125\ 204\ 96\ 180\ 175\ 200\ 174\ 123\ 122\ 119\ 172\ 64\ 118\ 159\ 158\ 168\ 116\ 241\ 111\ 156\ 110\ 233\ 229\ 227\ 108\ 226\ 217\ 213\ 20\ 152\ 211\ 205\ 210\ 95\ 185\ 203\ 181\ 94\ 179\ 202\ 104\ 199\ 173\ 178\ 92\ 121\ 144\ 198\ 171\ 63\ 117\ 170\ 157\ 62\ 88\ 60\ 196\ 80\ 167\ 115\ 166\ 56\ 155\ 114\ 109\ 154\ 107\ 164\ 151\ 106\ 150\ 103\ 93\ 48\ 91\ 102\ 143\ 148\ 90\ 142\ 100\ 32\ 87\ 86\ 140\ 61\ 59\ 79\ 84\ 225\ 58\ 209\ 201\ 55\ 78\ 197\ 136\ 177\ 54\ 76\ 52\ 47\ 46\ 195\ 72\ 169\ 165\ 194\ 113\ 153\ 163\ 105\ 149\ 162\ 101\ 147\ 89\ 141\ 44\ 31\ 30\ 40\ 28\ 99\ 146\ 24\ 98\ 85\ 139\ 83\ 25\ 138\ 57\ 77\ 82\ 53\ 135\ 75\ 16\ 51\ 134\ 74\ 45\ 50\ 71\ 43\ 42\ 70\ 29\ 132\ 39\ 27\ 38\ 68\ 26\ 23\ 36\ 22\ 193\ 161\ 15\ 145\ 14\ 20\ 12\ 8\ 97\ 81\ 49\ 137\ 73\ 133\ 41\ 69\ 25\ 37\ 131\ 67\ 21\ 35\ 130\ 13\ 19\ 66\ 34\ 11\ 18\ 7\ 129\ 65\ 33\ 17\ 10\ 9\ 6\ 5\ 4\ 3\ 2\ 1]$

30 $P_{512} = [512\ 511\ 510\ 508\ 504\ 496\ 480\ 509\ 507\ 506\ 503\ 448\ 502\ 500\ 495\ 494\ 492\ 384\ 479\ 478\ 488\ 505\ 476\ 447\ 256\ 472\ 446\ 501\ 499\ 444\ 464\ 440\ 498\ 383\ 493\ 382\ 491\ 490\ 380\ 487\ 432\ 477\ 486\ 475\ 474\ 376\ 484\ 471\ 255\ 445\ 470\ 254\ 416\ 443\ 463\ 368\ 468\ 252\ 442\ 462\ 439\ 438\ 381\ 248\ 460\ 352\ 436\ 431]$

379 430 456 378 240 497 375 428 320 374 415 489 485 414 224 424 372 367
 483 253 412 366 251 482 364 250 473 469 408 467 192 351 247 350 246 360
 466 461 459 348 244 441 400 239 458 437 435 455 429 434 377 238 454 427
 319 373 426 413 344 318 236 128 223 452 423 371 222 316 411 422 365 232
 5 370 336 410 363 220 312 420 216 191 407 190 362 406 304 359 188 349 358
 249 404 399 347 245 208 243 346 398 184 356 242 288 343 127 237 396 342
 126 235 317 234 315 340 335 176 124 392 231 314 334 230 221 311 219 218
 120 481 310 465 332 228 160 215 308 214 457 303 453 451 112 302 328 189
 450 433 425 187 421 212 207 419 186 409 300 206 418 405 183 369 287 361
 10 403 96 182 204 286 296 180 284 175 200 125 174 123 402 122 357 397 355
 395 354 172 119 394 345 64 280 341 241 339 233 391 313 333 229 338 390
 309 217 331 227 159 118 307 213 330 226 388 301 158 111 116 168 110 272
 156 108 327 306 211 326 95 152 299 210 205 94 298 185 203 324 181 104
 285 295 202 179 283 92 144 294 199 63 178 173 282 198 88 62 171 292 279
 15 121 117 170 278 196 157 60 80 167 115 166 155 114 271 109 276 56 154 449
 107 417 270 401 393 164 48 106 151 150 103 268 102 93 91 148 143 90 32
 100 142 87 389 264 387 353 337 329 325 386 305 225 61 323 297 209 86 201
 293 59 322 140 197 177 58 84 79 55 78 54 136 76 291 281 47 195 52 169 277
 290 165 194 46 275 113 153 163 72 105 269 274 149 162 31 101 44 267 147
 20 89 99 30 141 266 85 146 263 98 40 139 57 28 83 24 77 53 82 138 262 75 135
 51 16 45 74 50 134 260 71 43 385 321 29 132 70 42 289 193 39 27 161 273
 68 38 26 97 145 23 265 36 22 15 81 137 20 14 49 73 261 133 12 41 8 69 25
 37 259 21 13 131 67 35 19 11 258 130 66 34 7 18 10 6 4 257 129 65 33 17 9 5
 3 2 1]

25 $P_{1024} = [1024 \ 1023 \ 1022 \ 1020 \ 1016 \ 1008 \ 992 \ 960 \ 1021 \ 1019 \ 1018$
 1015 1014 1012 1007 1006 896 1004 991 990 1000 988 984 768 959 958 956
 1017 976 1013 1011 1010 952 1005 895 1003 894 1002 999 989 512 892 944
 987 998 986 983 996 767 888 957 982 766 955 928 975 954 880 764 980 974
 951 760 950 972 864 948 893 943 511 891 942 968 510 890 752 1009 940
 30 832 508 887 886 927 926 736 936 884 504 879 1001 997 995 765 878 924
 985 876 763 496 762 920 994 704 863 759 981 862 979 758 872 978 973 971
 860 756 953 912 751 970 949 947 967 941 509 946 889 750 966 939 480 507
 831 885 856 830 748 938 640 506 735 964 925 935 503 883 828 734 923 934

877 502 744 882 448 848 922 875 732 761 495 824 500 932 919 703 494 874
728 918 702 871 861 757 816 492 870 859 911 384 916 755 479 700 858 720
478 910 488 868 696 800 754 855 639 476 908 749 854 638 747 829 746 827
688 636 852 472 447 847 904 256 446 826 743 846 742 733 823 731 444 822
5 993 730 632 977 969 505 844 464 740 672 727 820 501 726 440 499 815 965
498 963 840 814 383 624 701 962 493 945 937 382 699 491 933 724 719 931
698 490 812 921 930 718 917 695 487 380 881 799 477 432 694 716 798 486
608 808 475 915 376 474 914 873 692 869 909 637 484 687 796 867 471 907
635 857 255 866 686 712 416 853 906 470 634 445 851 753 745 903 825 845
10 850 741 254 443 631 902 821 843 729 463 739 684 792 671 468 442 630 368
819 576 252 725 842 439 900 738 462 497 670 680 628 623 438 784 460 248
622 839 668 818 352 813 381 723 838 431 436 811 379 717 620 722 697 430
489 810 607 456 378 715 693 664 836 797 807 485 240 375 606 691 428 616
320 374 415 604 656 714 414 806 795 424 224 372 367 711 794 690 483 575
15 685 253 710 804 366 412 473 791 600 482 683 251 574 469 633 790 467 682
250 364 572 408 708 351 247 679 592 192 629 466 669 246 350 788 783 461
627 678 667 360 459 441 626 782 621 437 568 666 458 435 239 961 244 619
929 348 913 400 676 238 663 780 455 618 319 434 662 344 454 560 429 236
318 615 427 128 605 905 614 901 426 223 603 660 655 377 452 776 899 865
20 849 373 841 423 316 602 222 413 654 898 837 371 612 232 817 599 422 411
835 336 809 365 370 737 573 721 805 834 410 598 220 544 652 713 312 216
420 191 190 363 407 596 304 571 362 406 591 570 648 590 188 359 567 358
349 404 399 249 208 347 566 245 803 588 243 398 346 793 802 709 789 356
242 707 184 343 237 787 689 564 127 559 681 706 288 235 677 396 786 342
25 781 317 126 558 675 584 234 665 481 779 465 315 625 457 674 661 231 221
335 617 778 453 340 314 659 556 124 433 613 775 392 219 176 543 230 451
425 334 311 653 601 658 611 421 774 120 218 310 542 228 332 160 552 215
214 308 540 303 112 189 302 328 187 450 651 212 610 207 186 597 650 419
772 595 206 536 409 300 418 183 647 405 594 369 589 287 361 403 569 646
30 182 357 587 96 204 286 296 180 125 175 528 123 402 284 565 397 174 200
355 586 122 563 395 644 345 354 583 341 562 119 394 557 339 582 172 241
64 555 391 118 233 280 159 333 338 229 158 116 111 168 390 554 110 331
580 313 156 227 551 309 272 541 330 217 226 307 388 213 550 539 327 108
306 211 301 538 95 326 299 205 210 897 152 185 833 535 548 801 785 94

203 181 298 777 705 534 285 104 673 324 773 295 179 657 202 649 283 92
 771 199 173 527 609 294 178 144 63 88 62 198 60 532 282 171 121 292 170
 117 279 526 80 196 115 167 157 278 56 114 109 155 166 524 645 107 770
 271 593 449 154 417 276 643 401 585 393 106 151 164 581 270 642 561 353
 5 93 389 103 337 553 520 579 48 150 329 387 91 549 102 225 268 578 305 325
 143 386 209 537 90 547 148 297 323 61 201 87 100 533 142 546 293 177 264
 322 32 197 59 86 281 531 169 291 525 140 195 79 58 277 530 113 84 55 290
 165 523 194 78 153 275 136 105 54 47 76 52 46 163 149 269 101 72 31 162
 274 44 89 522 147 99 267 519 30 141 85 769 146 98 266 641 57 40 518 263
 10 139 28 83 577 385 77 53 138 262 82 321 545 516 135 24 51 75 16 45 50 74
 43 71 134 29 193 42 260 289 70 27 39 132 161 529 26 38 273 97 68 23 145
 521 36 81 22 265 15 137 49 14 20 12 73 8 41 517 25 261 133 69 37 21 515
 259 131 67 13 35 19 514 258 130 66 11 34 513 257 129 65 33 18 17 10 9 7 6
 5 4 3 2 1]

15 $P_{2048} = [2048 \ 2047 \ 2046 \ 2044 \ 2040 \ 2032 \ 2016 \ 1984 \ 1920 \ 2045 \ 2043$
 $2042 \ 2039 \ 2038 \ 2036 \ 2031 \ 2030 \ 2028 \ 1792 \ 2015 \ 2014 \ 2024 \ 2012 \ 2008 \ 1983$
 $1982 \ 2000 \ 1980 \ 1976 \ 1968 \ 1536 \ 1919 \ 1918 \ 1916 \ 1912 \ 1952 \ 2041 \ 2037 \ 2035$
 $2034 \ 1904 \ 2029 \ 2027 \ 2026 \ 1791 \ 1790 \ 2023 \ 2022 \ 2013 \ 2011 \ 2010 \ 2020 \ 1788$
 $2007 \ 2006 \ 1024 \ 1888 \ 1784 \ 2004 \ 1999 \ 1998 \ 1981 \ 1979 \ 1978 \ 1996 \ 1975 \ 1974$
 20 1776 1972 1992 1967 1966 1535 1534 1856 1917 1964 1915 1532 1914 1911
 1910 1760 1951 1950 1960 1528 1908 1948 1903 1902 1900 1789 1787 2033
 2025 1520 2021 1786 1944 2019 2018 1728 1023 1887 1783 2009 2005 1022
 1886 2003 1782 1896 2002 1997 1995 1020 1884 1780 1977 1936 1775 1994
 1973 1971 1504 1774 1991 1970 1965 1533 1855 1990 1963 1531 1016 1880
 25 1854 1772 1913 1962 1664 1530 1909 1759 1988 1949 1959 1527 1907 1852
 1758 1947 1958 1901 1526 1768 1906 1472 1008 1872 1946 1899 1756 1785
 1519 1943 1848 1524 1752 1956 1518 1727 992 1726 1840 1942 1898 1516
 1408 1724 1895 1940 1894 1744 1503 1885 1935 1883 1021 1502 1934 1019
 1882 1512 1781 1018 1892 1720 1779 1824 1778 1879 1663 1015 1500 1932
 30 1773 960 1878 1662 1771 1014 1853 1770 1851 1471 1712 1660 1496 1876
 1280 1012 1470 1928 1871 1850 1007 1870 1767 1006 1766 1656 1468 1847
 1757 1846 1755 1868 1488 1004 1754 896 1764 1696 1751 1844 1529 1525
 991 2017 1750 1464 2001 1993 1523 1839 1989 990 1987 1522 1864 1838

1407 1648 1000 1725 1986 1517 1969 1961 1723 1406 1957 1515 1748 1743
1955 1722 1514 988 1836 1945 1954 1742 1941 1719 1511 1905 1823 1404
1501 1939 1456 1897 1893 1718 959 1510 1499 1938 1933 1822 1740 1891
1881 1017 1661 984 1832 958 1931 1632 1498 768 1890 1877 1013 1711
5 1508 1716 1659 1495 1400 1777 1930 1820 1875 1279 1011 1469 1769 1927
1710 956 1440 1736 976 1494 1658 1278 1392 1816 1708 1655 1600 952
1492 1467 1654 1010 1276 1487 895 1695 1874 1466 1005 1926 1869 1486
1003 894 1694 1867 1463 1849 1765 1704 1002 1652 1845 1647 1866 1763
1462 1924 1843 1808 1753 999 1484 1272 1646 989 1762 1863 1692 892 512
10 1749 944 1842 1837 1376 1405 998 987 1747 1862 1455 1835 1460 1403
1741 1521 986 1644 1746 1721 1454 1834 1513 1631 1480 1402 996 983
1688 1739 888 1717 1860 1821 767 1831 1264 928 1630 1452 1640 1344
1399 982 766 1398 1628 1439 880 1680 957 1738 1830 1438 955 980 1819
764 975 1715 1448 1396 1248 954 1735 1391 1509 1818 1714 974 1599 1507
15 1709 1828 1734 1277 1390 951 1436 1815 1624 1497 1707 1506 1598 1275
1493 950 1657 1814 1706 1491 972 760 1274 1732 1653 1388 893 864 1703
1693 1485 1490 1985 1271 1596 1651 1465 1953 1375 1807 943 1937 1432
948 891 1812 1691 511 1483 1702 1929 1009 1461 1645 1650 1270 1616
1889 1374 1925 1001 1806 942 1216 968 1384 890 752 510 1592 1690 1482
20 887 1643 1459 1268 1263 1372 1700 940 1687 1424 1479 1804 1642 1458
1453 508 886 927 997 832 1262 1686 1873 1478 1923 1343 1639 1629 1451
995 1865 985 1401 926 1861 1922 765 879 1584 1368 736 936 1260 884
1342 1152 504 924 878 1340 1684 1638 1247 1800 1450 1246 1679 1476
1256 1627 1360 1678 1626 876 763 1636 1447 994 762 1568 920 1446 1397
25 1244 1623 1437 496 981 1395 1336 1435 1676 979 863 759 1622 1394 704
1434 978 862 758 1389 1597 973 1444 872 1859 1387 1431 1595 971 1841
1215 953 1833 1620 1858 1615 1386 949 1829 1240 970 1594 1430 1214 756
1672 860 1761 751 947 1827 1745 912 1383 1614 1737 1817 1273 967 1373
1591 1733 1328 1826 946 941 1813 750 1269 1713 1382 480 509 1731 1371
30 1423 966 1428 831 1705 1590 1811 939 1267 1212 889 1612 1730 1701 507
1370 1805 1422 856 1261 1810 1505 830 1232 748 640 1380 938 1588 735
1266 506 1583 1367 964 1208 1151 828 1312 935 885 1420 734 1582 503
1259 1366 925 1608 1341 883 1699 744 1150 1803 934 1689 848 923 1258
502 448 1339 1698 1489 882 1685 877 1649 1481 1802 1359 1255 1641 922

732 1245 1364 1580 1477 1683 1338 875 1799 824 1637 1567 1416 1457
1148 932 919 495 1200 1243 1475 1254 1358 1677 500 1335 1449 1682 1635
703 1625 494 1566 728 874 918 702 1334 1242 1576 1144 1356 871 1252
1798 816 861 761 1239 1675 492 1564 870 757 1474 911 859 916 1634 1445
5 1327 1621 700 1332 384 1184 1238 1213 755 479 1674 1443 1796 858 1619
1433 910 1326 1211 1671 749 720 1352 1393 754 1429 868 1442 478 855
993 1613 1593 1618 1231 1385 977 1136 1236 488 747 1560 1210 1670 829
639 1427 969 696 800 908 1324 476 854 1230 638 1207 1311 746 827 1611
1206 1589 847 852 1381 447 743 1310 1228 1426 733 1421 1610 826 1587
10 636 904 1379 1668 1120 688 965 1552 1149 1320 1369 472 505 846 742
1419 446 1607 731 823 945 256 1581 1586 1199 963 1378 1365 1204 501
1147 937 1308 1418 1265 730 1606 1579 822 962 933 1363 499 1198 1257
444 632 1224 844 740 1146 464 727 672 1143 820 815 1196 726 1304 1415
498 1578 701 493 1362 1088 1142 1357 440 1604 1183 814 383 931 1414
15 840 1337 491 699 1575 1565 921 1253 1355 624 1333 719 930 917 724 881
1182 382 1251 1563 490 698 1574 1241 873 1135 1354 1331 1140 915 1192
1412 812 718 869 477 1921 487 1237 1250 1857 695 1825 1351 1562 799
1325 1809 1296 909 1330 1134 914 867 380 432 1180 694 486 798 716 475
608 808 1572 1132 1559 1350 474 1235 637 1323 376 692 687 907 484 1119
20 857 1176 1558 796 1234 471 635 866 1229 853 1322 255 1209 906 686 712
1348 1118 1227 1801 634 851 445 470 1205 1319 1309 416 753 903 1551
1797 1729 1128 1697 254 745 1556 1681 845 631 1226 1203 850 443 825
1307 1795 1673 1318 741 902 1550 684 368 576 792 252 1116 1168 468 630
463 671 442 462 670 680 628 248 1112 439 1087 352 784 438 460 623 1086
25 668 622 1223 1306 1202 1316 1222 843 842 1548 900 436 1197 1303 1084
1195 821 739 620 819 1302 431 1194 839 738 381 1220 818 456 430 379 729
1104 664 838 240 725 813 1145 1191 378 607 1141 723 811 1300 1181 1544
1139 1295 1190 722 606 810 1179 375 1669 1080 717 428 1138 1794 836
1294 616 1133 1667 715 1178 1633 697 807 320 1617 374 1609 797 497 415
30 693 1131 1188 489 1666 1605 714 1175 1473 806 1441 604 485 795 691
1425 1585 1603 1130 656 1417 414 1292 1577 711 483 1413 1174 367 690
685 473 794 372 1573 1377 1602 424 1127 253 1117 224 1361 1411 575 482
469 710 1353 804 791 1571 1072 683 1561 633 366 251 1115 1126 1349 412
1167 1410 467 1329 961 1557 600 1172 574 929 629 1570 682 790 1288

1249 913 1347 1321 250 1114 461 441 708 669 1233 1166 1555 466 905 679
627 1317 364 1111 247 865 1124 1225 1346 1549 783 437 351 1085 459 901
849 667 572 621 1554 1305 788 408 678 1201 626 1315 1221 1110 246 841
1547 1164 899 435 1056 782 350 458 1083 192 592 1301 666 619 1193 1219
5 817 1314 429 737 455 837 360 663 1103 898 239 1546 377 676 434 1082 568
348 244 400 238 1108 319 780 618 344 454 662 236 1160 318 560 1102 128
427 615 1079 605 223 426 614 1078 603 452 655 660 373 776 316 222 1100
423 413 602 371 654 1299 232 1543 1218 1189 411 422 612 1071 336 599
1076 835 365 1293 370 1298 809 1187 1177 220 1542 573 721 410 805 1137
10 1070 834 1291 544 363 598 652 713 1096 312 1173 1129 1186 407 420 793
571 803 249 191 709 1290 689 362 1125 1540 216 190 406 596 591 1068 570
359 304 349 648 1055 590 245 188 567 358 347 399 1171 404 243 802 789
1287 1054 707 566 1165 208 346 1170 681 1123 398 237 242 787 1113 1064
588 1286 677 706 356 343 1163 481 127 1109 781 1122 235 465 786 559 184
15 317 1052 665 675 564 457 625 1162 1107 342 779 396 288 126 1284 234 661
617 453 1081 1159 674 315 433 558 1101 221 584 231 1106 778 613 1793
425 335 659 1665 451 1077 1601 775 1158 314 1099 340 1048 219 1569 653
124 601 230 421 611 392 556 311 176 1553 543 1409 450 658 334 1075 1345
369 774 1098 409 218 597 651 1545 1069 1313 1156 419 610 1095 310 542
20 215 1074 228 189 361 1297 1217 405 120 897 1541 332 552 214 303 160 308
1040 187 650 540 595 418 772 1067 302 569 207 1094 647 112 589 328 357
186 212 403 594 565 183 1066 397 345 1053 206 646 587 355 241 402 1063
1092 300 1289 1185 287 536 833 125 1539 563 341 182 395 801 1051 1169
586 233 354 1285 644 557 1062 204 286 583 123 96 180 175 296 122 174
25 200 284 119 528 64 394 172 118 339 562 159 391 229 333 582 338 313 555
280 1050 111 227 390 158 217 116 309 331 1047 1060 554 213 168 541 226
110 580 307 551 330 1046 388 785 211 156 301 327 1161 1538 539 1283 306
1121 705 185 777 550 272 205 673 1105 1039 1157 108 210 95 299 326 538
657 773 1282 1044 181 1097 203 449 535 1155 609 649 548 1038 152 298 94
30 285 771 417 1073 179 1093 324 295 593 202 1154 104 645 534 121 401 173
199 1065 770 283 178 1036 1091 585 92 353 294 527 643 63 393 117 171
561 144 198 1061 532 282 1090 337 581 1049 279 526 62 88 115 170 157
292 196 167 60 109 114 389 278 642 155 1032 553 166 80 225 107 329 1059
579 524 271 387 154 56 305 276 1045 549 209 93 151 106 325 1058 578 164

386 270 537 103 297 520 1043 547 201 150 91 323 1037 48 1537 102 177
 268 533 143 90 61 87 32 100 148 59 142 86 197 293 58 322 79 169 55 281
 546 264 140 84 195 291 113 78 531 165 1042 54 277 194 290 153 105 525
 1281 47 1035 136 530 163 76 275 52 769 1153 101 149 523 269 46 1034 162
 5 89 641 274 1031 31 72 1089 99 147 522 267 44 385 141 577 30 85 57 98 40
 146 28 83 519 266 139 53 77 263 321 1030 82 24 1057 518 138 51 75 545
 193 135 45 262 289 1028 50 16 74 43 29 71 42 134 27 39 70 161 26 516 97
 38 260 23 1041 132 529 273 68 145 22 15 36 81 1033 20 14 49 521 265 137
 73 12 41 1029 517 8 261 133 25 69 1027 1026 1025 515 514 513 259 258 257
 10 131 130 129 67 66 65 37 35 34 33 21 19 18 17 13 11 10 9 7 6 5 4 3 2 1]

$$P_{4096} = [4096 \ 4095 \ 4094 \ 4093 \ 4092 \ 4088 \ 4080 \ 4064 \ 4032 \ 3968 \ 3840 \ 4090 \\ 4091 \ 4093 \ 4086 \ 4087 \ 4084 \ 4078 \ 4079 \ 4076 \ 4072 \ 4062 \ 4063 \ 4060 \ 4056 \ 4030 \\ 4031 \ 3584 \ 4048 \ 4028 \ 4024 \ 4016 \ 3967 \ 3966 \ 3964 \ 4000 \ 3960 \ 3952 \ 3839 \ 3838 \\ 3936 \ 3072 \ 3836 \ 3832 \ 3824 \ 4089 \ 4085 \ 4083 \ 4082 \ 4077 \ 4075 \ 4074 \ 3904 \ 4071 \\ 15 \ 4070 \ 4061 \ 4059 \ 4058 \ 4068 \ 4055 \ 4054 \ 3808 \ 3583 \ 3582 \ 4052 \ 4029 \ 4027 \ 4026 \\ 4047 \ 4046 \ 3580 \ 4023 \ 4022 \ 4044 \ 3576 \ 4020 \ 4015 \ 4014 \ 4040 \ 4012 \ 3965 \ 3963 \\ 3962 \ 2048 \ 3776 \ 3568 \ 3999 \ 3998 \ 4008 \ 3959 \ 3958 \ 3996 \ 3956 \ 3951 \ 3950 \ 3992 \\ 3948 \ 3552 \ 3935 \ 3934 \ 3944 \ 3071 \ 3070 \ 3837 \ 3835 \ 3834 \ 3984 \ 3932 \ 3068 \ 3831 \\ 3830 \ 3712 \ 3828 \ 3928 \ 3064 \ 3823 \ 3822 \ 3820 \ 3903 \ 3902 \ 3520 \ 4081 \ 4073 \ 4069 \\ 20 \ 4067 \ 4066 \ 3900 \ 3056 \ 3920 \ 3816 \ 3807 \ 3806 \ 4057 \ 4053 \ 4051 \ 4050 \ 3896 \ 3804 \\ 3581 \ 3579 \ 3578 \ 4045 \ 4043 \ 4042 \ 4025 \ 4021 \ 4019 \ 4039 \ 4018 \ 4038 \ 3575 \ 3574 \\ 3800 \ 4036 \ 4013 \ 4011 \ 3572 \ 4010 \ 3040 \ 3888 \ 2047 \ 2046 \ 3775 \ 3774 \ 3567 \ 4007 \\ 3566 \ 4006 \ 3456 \ 2044 \ 3564 \ 3772 \ 3997 \ 3995 \ 3994 \ 4004 \ 3961 \ 3957 \ 3955 \ 3954 \\ 3792 \ 3991 \ 3990 \ 3949 \ 3947 \ 3946 \ 2040 \ 3551 \ 3560 \ 3550 \ 3768 \ 3988 \ 3943 \ 3942 \\ 25 \ 3872 \ 3983 \ 3982 \ 3008 \ 3548 \ 3933 \ 3931 \ 3940 \ 3930 \ 3069 \ 3067 \ 3066 \ 3711 \ 3710 \\ 3980 \ 3833 \ 3927 \ 3829 \ 3063 \ 3827 \ 3926 \ 3062 \ 3826 \ 2032 \ 3760 \ 3708 \ 3544 \ 3821 \\ 3924 \ 3819 \ 3328 \ 3060 \ 3818 \ 3519 \ 3518 \ 3976 \ 3901 \ 3899 \ 3919 \ 3898 \ 3055 \ 3918 \\ 3815 \ 3054 \ 3814 \ 3704 \ 3516 \ 3895 \ 3805 \ 3803 \ 3894 \ 3916 \ 3802 \ 3052 \ 3536 \ 3812 \\ 2944 \ 2016 \ 3744 \ 3799 \ 3577 \ 3892 \ 3573 \ 4065 \ 4049 \ 3039 \ 3798 \ 4041 \ 3571 \ 3512 \\ 30 \ 3887 \ 4037 \ 4035 \ 3570 \ 3038 \ 3912 \ 3886 \ 3455 \ 3696 \ 2045 \ 3048 \ 4034 \ 3773 \ 3454 \\ 3796 \ 3036 \ 3771 \ 3565 \ 2043 \ 3884 \ 3791 \ 3563 \ 3770 \ 2042 \ 3790 \ 3562 \ 3504 \ 3452 \\ 4017 \ 4009 \ 4005 \ 1984 \ 4003 \ 3767 \ 2039 \ 3871 \ 3559 \ 4002 \ 3766 \ 2038 \ 3870 \ 3788 \\ 3993 \ 3558 \ 3007 \ 3680 \ 3549 \ 3989 \ 3032 \ 3880 \ 3987 \ 3547 \ 2816 \ 3006 \ 3953 \ 3945]$$

3986 3546 3448 3941 3764 3981 2036 3709 3759 3556 3868 3939 2031 3979
3543 3707 3065 3929 3938 3758 3327 3004 3784 3061 2030 3925 3978 3488
3706 3542 3024 3326 3440 3864 3648 3756 3000 2028 1920 3324 3540 3703
3702 3517 3515 3059 3535 3743 2943 3514 3058 3534 3742 2942 2015 3923
5 3752 3975 2014 3700 3922 3974 3053 2024 3511 3051 3856 3320 3695 3917
3510 3050 3532 3915 2992 3740 2940 3424 3694 2560 3914 2012 3825 3817
3897 3972 3813 3047 3893 3811 3891 3046 3508 3911 3037 3810 3890 3503
3692 3801 3453 3035 3797 3910 3885 3451 3528 3502 3795 3034 1983 3883
3736 2936 3679 3044 3450 3312 2008 3794 3882 3789 3031 1792 1982 3908
10 2815 3678 3769 3447 3787 2041 3879 3569 2976 3500 3869 3030 3765 3392
3688 2928 1980 2814 3676 3728 3296 2000 3446 2812 3487 3496 3486 3444
3028 1976 3672 3484 3439 3023 3438 3005 3022 3003 3002 3878 3647 3646
3786 2808 2912 1919 3867 2999 1918 3020 3436 3866 2998 3876 3783 3763
2037 2035 3644 3782 3762 2034 3480 3325 3323 3322 1968 3863 3664 3264
15 1916 3862 2996 1536 3757 3561 3755 3557 2029 3555 2027 3754 3780 2026
3554 3423 3422 3319 2991 3432 3016 2800 3318 2990 3860 3640 3751 3545
3541 2559 2023 2941 3539 3750 2939 2558 2022 3538 3855 3705 2938 3701
3420 3741 3854 1912 3699 3472 3739 2013 3316 3533 2988 2011 3698 3738
3531 2880 2010 3311 2935 3748 3530 2556 2020 3693 3310 3513 2934 3691
20 3509 3735 3852 1952 2975 2007 3507 1791 3690 3527 3734 3506 3391 2006
2974 3632 3416 3526 1790 3501 2984 3687 3390 3057 3308 2932 2784 3049
1981 4033 3499 2927 4001 3985 3045 3677 3977 1904 3200 3686 2552 1979
3043 3973 3732 3727 3675 3498 3848 2813 2004 2926 3295 2972 1788 3388
3294 1999 3524 3304 1978 3408 3726 1998 3674 2924 2811 3684 3495 3042
25 2810 3616 1975 3449 2968 3494 1024 3445 3292 3671 3033 3485 2544 3029
1784 3443 1974 3384 3483 3724 3971 1996 2911 3027 2807 3670 1888 3442
3937 2752 3482 3921 3970 3026 3913 2910 2806 3437 3909 3645 3492 3021
2920 3907 3435 3479 3643 1972 3019 1917 3288 3263 2908 3668 2960 1967
3262 2804 1992 1966 3376 1776 3720 1535 3478 3434 3663 3642 2799 1915
30 1534 3662 2528 3018 2798 1914 3001 3431 3260 2997 3639 3906 2995 1964
3015 3430 3476 3889 3881 3638 2879 1911 3421 2904 2994 3877 1856 3471
1532 3660 3280 3014 3419 3875 3321 2878 1910 2796 2989 2557 3317 3470
3809 3793 1951 3418 3874 3785 2987 3865 2688 3315 2555 3781 3861 3428
3636 3779 1950 2986 3314 2783 2033 3631 3859 3415 2554 3256 3012 2025

3761 3309 2937 1960 3753 3778 2021 1908 3199 3360 2876 1760 1903 3858
2983 3468 3749 2933 2782 3630 3414 3853 3307 2019 3656 2551 2973 1528
1789 3389 3747 2931 2009 2792 3198 3851 1902 2982 2018 3737 1948 2896
2971 3306 2005 2550 2496 3553 1787 3387 3746 3537 3733 2930 2925 3697
5 3850 3529 3407 2003 3303 3689 3412 3293 3628 2970 2780 3731 3525 1786
3386 2923 3847 3685 2872 3615 3464 3196 3505 2980 1997 1900 2967 2002
3248 2543 3291 1977 3406 3523 3302 2548 1944 1520 1887 1783 2751 3383
1023 3614 2776 2542 2922 1728 2966 1782 1886 3382 2750 3290 3624 1022
3192 3404 3730 1896 2919 1995 3300 3725 3846 2864 3683 2909 3287 2809
10 1973 3497 3612 3723 3673 1994 2540 2918 3522 2805 2959 2907 3682 2964
1971 3493 3375 1775 1780 3380 3669 1884 3232 2748 3286 2432 1020 3261
1936 3722 1991 2803 2527 3491 3844 3667 1970 1965 2906 3481 2958 3374
1774 3719 1533 3259 3400 2768 2797 1504 3441 2802 1990 3477 3490 2916
2526 3661 1855 2903 3041 1963 3666 3641 3279 3433 1913 3025 3184 3284
15 1531 3608 3718 3258 2795 2536 2744 1880 2848 1854 1772 1016 2687 2956
3372 2902 3278 2524 1664 2686 3255 1962 2877 1759 1530 3359 1988 2794
3475 3659 2875 1852 3254 1909 1959 3637 1758 1527 3358 1949 3429 2895
2900 3276 2791 2495 3474 3658 1907 3469 2781 2874 3017 3635 1768 3716
2952 3427 3600 2684 1958 3168 3368 1947 2736 3197 1872 3013 3417 1526
20 2520 1472 2894 3655 3467 2790 2553 1906 2779 2494 1901 2871 3629 3634
1008 3247 2993 2304 3426 3252 3413 3011 3195 1946 2549 2985 1756 3356
3466 3654 1899 3313 3627 2778 1848 3411 2870 3010 1956 2981 1943 3246
1519 3272 2680 2492 1524 2892 2788 3194 1727 2512 2775 1518 1752 1898
2547 2720 3191 1942 2868 3244 3352 1726 2863 3463 2774 3626 2546 1895
25 3136 3410 2749 3190 2541 3652 1840 3405 1885 992 3231 1785 3462 2488
2862 2888 3305 2979 2431 3623 3385 3613 1516 1021 2747 2539 1781 1894
3301 3403 2969 1935 1883 1940 2672 3381 2767 3230 1724 1408 2978 2772
2965 3611 1779 3299 3622 1503 2430 2929 1019 2746 2538 3289 3183 3402
3188 2921 1882 3379 1934 3240 3460 2963 2860 2766 1773 3298 1744 3285
30 1778 3969 3610 2917 2535 2525 2743 3399 3905 1018 1892 1502 3873 3344
2017 1879 3373 2847 3378 3228 1512 2480 3182 2428 1720 1824 2742 1663
1932 2846 2764 2534 1015 1500 1878 3620 2656 2523 1771 2856 3180 1662
960 3607 2962 3398 1853 1014 2957 3283 2522 1770 3371 2915 2685 1851
3224 2740 3606 2424 2735 3167 2955 2532 2844 3282 2905 1876 1871 3277

1471 2683 1767 2914 2519 3370 2001 2901 1757 1850 1993 3257 1928 1660
3396 2954 2734 3166 3857 2760 2303 1712 1007 3275 1012 1989 1496 3849
3367 1870 3357 2899 2682 3253 1766 1470 2518 1529 3599 1755 2493 2464
1847 3176 2951 2801 1280 3604 3845 1969 3777 1987 3745 3274 2302 2793
5 1525 1006 1961 3251 3729 2893 2679 3355 2898 3366 2491 2873 3843 1754
3598 3721 1846 2950 2789 1986 3271 1957 2840 2732 3164 1523 3245 2511
3681 2891 3717 3250 2869 1868 3216 1764 3354 2516 1751 2719 2678 2416
1468 3842 3665 2490 1656 2777 1945 2787 1955 2624 1517 3521 3193 1905
3270 1725 2300 3657 3715 3351 3243 1004 1522 3135 3489 3364 1839 2867
10 2890 2510 2487 3596 991 2948 896 3473 1941 2773 1844 1488 1750 2718
1897 2786 1954 3653 3633 3189 2671 2887 1515 2861 1696 3714 3465 1723
1407 2676 3242 3350 2866 3134 2728 3425 3160 2545 1838 3229 2486 2429
1893 1939 3625 2771 1864 3268 990 3651 1464 2832 3239 1743 3187 3461
3409 2508 2670 2745 2886 1648 2296 2400 2716 1000 1406 1748 3132 1836
15 988 2484 1722 1742 2668 1514 1456 2479 3152 1404 2504 2712 2478 1719
1823 2427 1511 2288 3348 3592 1718 2655 1822 3238 1740 2859 3343 2426
1510 1501 3128 1632 959 3227 1832 2654 2770 2858 984 1499 3342 3186
2884 2476 2765 2664 2423 1938 3226 958 3181 768 1498 1933 1400 2763
1716 2855 1661 3236 2368 3179 1711 1891 1820 1508 2422 2845 1931 3223
20 2741 2463 1659 1495 2762 1881 1017 2652 2854 1890 3340 2537 3178 2843
1710 2739 1736 1877 2704 1279 1930 1013 2533 3222 2462 956 2759 1658
1440 1494 1875 3175 1469 2842 2531 2738 3650 1011 3621 3165 2733 1927
2415 2472 2420 1278 2521 1777 3120 3459 2301 1655 2272 2623 2758 2852
1869 1769 3619 976 1874 3401 2839 1467 2530 3174 3609 3163 1005 2517
25 2731 1010 1849 1816 3215 1708 1926 2681 2414 3220 3397 1765 3458 1487
2299 2460 3336 3605 1392 1867 1492 2648 1654 3618 3377 1695 1845 2622
2515 1466 1003 895 2838 3009 1600 3162 2730 2677 3395 2977 1763 3369
3214 1753 952 1276 3297 2961 2756 3603 2298 2717 1486 2509 3281 1843
1463 2489 1866 2727 3172 3159 2514 1694 1924 2953 3365 2675 1002 1749
30 3394 894 3597 1762 2412 1647 3273 3133 2831 2913 2295 1863 1837 989
3602 1652 2399 2485 1704 2949 2620 2507 2715 3353 999 2836 1842 2669
2897 1462 3363 2726 3158 3269 2456 1405 3249 3212 1521 2674 1747 1808
3595 3104 1484 1646 3131 2830 2889 2294 1862 1835 2947 3349 987 1721
512 2483 1692 1272 2640 2398 1741 2506 2714 3241 1513 998 2667 892

2240 3362 3267 1455 1403 3151 1746 1376 944 2865 1985 3594 2477 2503
2885 2785 2711 2408 2724 3130 2946 1460 3156 1834 3347 1717 2616 1644
2287 2292 2396 986 1454 1480 2448 1631 1688 1402 2482 2828 3208 2666
996 3150 1860 888 983 3127 1739 2286 1821 2710 1831 1264 2502 2653
5 1399 2663 767 2367 2475 1630 2425 1509 957 3591 1738 982 1715 3237
3126 1452 1819 3266 1640 1830 2651 928 2421 3341 1497 1439 2703 2662
1398 1507 2474 2608 766 2392 2366 2857 1735 3148 2883 955 3346 1709
3225 2284 2708 1344 3185 3235 2500 2824 2461 2769 3590 1953 1714 2271
1818 2471 1628 2176 975 1493 3119 2419 3339 1657 2650 1277 2853 1937
10 1680 1506 1438 2761 3177 2702 2882 3221 980 3124 1734 954 1815 1391
1707 880 1828 3234 2459 2647 2413 2841 1599 2660 1929 1396 764 1889
2270 1448 2364 2470 2737 1491 2621 951 1653 2851 2418 3588 3338 2757
974 3118 3173 1275 1248 3219 1009 3144 1465 1814 1706 3335 1873 1390
2280 1485 1925 1693 2384 1436 1624 1598 2592 2700 2646 950 2268 2458
15 1732 1274 972 2411 2360 760 1703 893 2468 2619 2455 1388 1490 1651
3116 864 1271 1807 1596 2239 1375 3103 2297 2639 2410 943 1812 1691
1432 1483 2837 891 2644 3213 1461 1702 948 1645 2618 2850 511 2454
3161 3171 3218 2397 1650 2755 2729 2407 1001 2293 2696 1270 1806 3334
1616 2264 2238 2615 1374 3102 2638 2835 942 1216 2529 1690 1459 3211
20 1482 3157 890 968 1643 1923 1865 2725 3170 2754 997 2395 510 2513 2447
1384 2829 2291 2406 3112 1687 1479 1453 1700 887 2352 2713 752 2673
2452 1841 1263 1592 2834 2614 1861 1458 3210 3841 985 3155 1922 2723
1761 3332 3713 2505 1642 2285 1401 1268 1804 995 3649 3129 2394 1629
2236 1372 3100 2636 3207 2827 2290 940 2446 3149 1424 1833 2665 1478
25 1686 3617 927 1451 1639 1745 2709 886 1859 2481 508 2391 1262 2607 981
832 2256 1343 2404 2612 926 2175 1584 2283 1368 879 2232 1342 2365
1627 765 1638 884 1679 936 1260 1450 2444 2390 994 1397 2606 1684 2336
736 3154 1800 2632 1476 2722 1247 1152 1437 3096 2282 2174 504 1447
2363 763 3206 878 1626 2826 2501 3125 979 1395 1678 3147 924 2269 2707
30 2661 2279 1829 2383 2823 1858 1636 1623 1340 1435 1246 1737 953 973
2473 2499 1389 2388 1446 2362 762 3123 2604 2701 978 1597 1394 2649
3146 2591 1817 2659 2267 2706 2440 1827 1256 3204 2172 1733 1713 2278
3601 2359 2822 759 2469 3117 876 2382 949 1360 3143 2498 1622 1434
1676 2224 3457 971 863 1387 2699 3393 3122 2645 1813 1568 3593 1273

1595 2417 2658 2457 1705 2590 3361 920 1431 3088 1244 1826 2266 1505
1731 1444 496 2467 3115 2358 947 758 3142 1336 970 704 862 2600 872
2168 1215 2380 2276 1615 1386 1620 2263 1594 1430 1240 1672 751 1383
1373 1214 2588 756 967 860 1614 2237 2351 1591 2262 2356 941 1269 912
5 2698 946 2208 2820 2643 509 1811 1371 1328 750 1423 1382 2695 2235 966
2453 3114 2466 1267 1701 2350 889 939 1730 1428 1590 2409 2637 2617
831 480 2376 1805 3101 2642 2255 3140 1212 507 1489 1810 3111 1612
1370 1689 1261 2451 2260 2160 2405 1422 1699 885 2694 1649 2234 2613
1266 3589 3345 2635 938 2584 1481 1803 830 856 3099 1367 1583 1380
10 2445 925 748 964 3265 1232 2231 2393 1685 1641 2254 506 3337 3110 935
2348 735 1588 2403 1341 1259 2450 1698 3233 883 2335 640 3587 1457
2611 1477 1151 2945 2634 503 2289 1802 2881 3217 2692 3098 3333 2443
1420 1366 1637 1582 923 2389 877 2173 2605 1683 2631 2230 1208 1608
2849 1449 2402 1799 934 734 1258 1339 828 1312 744 1150 848 2334 2252
15 502 448 882 2144 2344 2576 1359 1255 922 732 1245 1364 1580 2223 1338
875 2228 2610 2171 824 3095 3108 1567 1416 1148 932 919 495 2332 1200
1243 1475 1254 1358 2442 500 1677 1335 2630 1682 2603 2387 703 1635
2222 761 1625 874 2281 2170 2248 1798 2439 3094 1566 1445 918 1474 861
494 2361 1675 2381 1242 871 1621 757 2167 1334 2277 2386 2602 1634
20 3586 728 702 3209 1576 993 1433 2589 3331 1239 1252 2438 1443 1393
1356 3169 3087 2628 2357 2599 2833 859 2379 2265 1674 1144 977 1796
2220 911 1213 1619 2275 755 870 2328 3205 3153 3092 2207 2166 2753 816
1564 1429 1327 1385 916 2825 1593 1671 3330 492 2587 2112 1442 2721
1613 969 1238 479 2355 1332 749 3086 2261 3145 384 2598 2378 858 700
25 3203 1184 910 720 2206 1326 478 1352 868 1211 754 2159 2164 855 1136
2216 488 1231 1236 1560 639 1618 2436 1210 696 747 2274 829 908 2158
2320 854 800 1670 2375 2586 1427 1230 1324 2204 2349 476 2354 1611
1207 1589 1381 638 746 2259 1311 827 2583 2596 1421 965 2374 3084 1426
2347 733 1379 1369 945 1587 743 1610 847 2253 505 2233 1206 447 1668
30 2258 852 2156 2821 1149 963 826 1310 937 1419 2705 2582 1607 1228 1581
3141 2143 1365 3121 904 1265 2346 1378 731 501 1586 2229 3202 636 2251
2697 742 1552 823 846 2333 2819 1320 2200 933 688 1120 446 2372 2657
1921 472 3113 962 1199 2343 256 1147 1857 1418 1257 3139 1363 1579
2575 1606 2497 1204 1825 2693 2142 3080 2641 499 2227 921 730 881 1415

2250 1337 2465 2818 1308 2580 2331 3109 931 822 1809 1357 1253 3138
2152 1146 2342 1198 2633 727 2221 493 1729 2247 740 2449 1362 2691
1224 1578 844 3097 2574 1565 873 701 444 2169 632 464 2140 1143 815
498 820 672 726 2192 1196 1304 383 2226 1604 1414 491 1142 440 814
5 1183 699 2330 1088 1575 840 2111 1355 917 930 1333 2246 719 2219 1251
1241 2327 624 2340 724 382 490 1563 698 1182 915 1574 1331 1354 2572
869 2110 2136 1135 2165 477 1412 1237 487 1250 1140 3107 2218 718 812
695 909 1192 2326 1351 1801 1325 1562 2629 857 2205 799 2609 2244 914
867 1330 2441 2690 1697 2215 3093 2163 1235 475 1296 1134 2401 1559
10 1797 380 3106 486 1681 1572 2601 907 1180 694 753 2627 432 637 853
1209 1323 1350 2319 2437 2108 2385 2157 1229 2203 866 798 3091 1673
2568 716 2162 2214 1633 2324 1795 1234 474 2597 1558 745 2377 1473
3085 906 2626 2435 808 1205 851 635 2128 1322 687 608 1617 2318 2155
1132 471 1669 1227 1309 2202 2585 484 1119 1441 825 3090 903 445 1794
15 2273 2353 692 1348 255 1319 845 2595 376 1551 2373 741 2199 796 3083
1176 2434 2212 1609 1425 1203 850 2104 634 1667 686 1556 2154 2581
1226 2257 470 1307 2141 712 416 1118 254 631 443 1128 463 902 684 792
1318 368 468 2316 821 843 1223 1550 442 630 671 2198 1197 1116 2151
729 576 739 252 1202 1168 1306 462 439 1145 819 842 2139 1222 1087 725
20 1195 2096 670 900 1303 2150 738 2191 1316 2594 623 2345 2371 813 839
1585 1548 1141 628 1605 2196 497 3082 381 438 680 1417 818 1666 2312
2579 1377 2138 723 2249 1194 3079 1086 2341 1302 1112 460 1181 784
1577 2190 2370 622 248 697 2573 489 1220 811 1603 838 2135 1361 1413
717 1139 1191 2148 668 2329 2109 2225 379 961 431 352 2578 2245 722
25 2339 3078 1295 1133 1573 436 929 1179 1353 693 485 1544 2571 1602 1411
810 797 1084 2134 1138 2217 1300 715 1190 2325 1561 2107 2188 378 620
607 2080 1249 2243 430 836 1329 3585 807 456 240 664 1104 375 606 1294
428 1178 1131 374 415 691 714 616 1080 795 473 483 320 2127 806 1175
1188 711 2106 2132 685 1130 253 2338 690 469 604 1571 414 482 1117 794
30 1292 367 633 2103 1349 656 2184 2570 2126 1127 1174 913 1410 372 2323
2213 710 3076 683 1557 424 791 224 575 2242 251 2567 804 467 1321 1570
1233 905 2161 2317 1347 629 865 1115 2201 366 2102 441 1167 1126 461
2211 2322 412 1072 1555 682 1225 790 849 669 1317 3329 574 2566 250
901 1172 2124 466 2153 600 3201 1288 708 1346 1549 2315 627 2197 679

1114 2095 437 3137 1305 247 1201 1166 2210 459 1554 841 1221 783 1111
2100 364 621 351 3105 1085 2817 899 1315 1124 667 2149 2689 2314 737
1547 2564 408 572 246 192 350 788 678 626 592 435 360 458 782 239 1110
666 1056 2094 619 1164 455 244 429 2120 1083 568 434 348 663 676 377
5 2195 400 238 1301 618 1103 1193 817 454 837 427 1219 2311 1314 605 319
780 898 1082 2137 2189 1108 2092 615 2079 662 2147 1546 373 2194 809
721 1299 1079 1189 1160 835 1543 1102 1218 426 2310 2133 603 1137 413
318 2187 1293 236 344 223 3089 1177 2146 655 452 614 128 2078 713 2625
371 423 805 560 1298 1187 1078 834 660 1542 776 2593 1129 365 3081
10 2131 793 689 2088 602 2105 2186 2433 411 1291 1173 2308 1100 222 709
654 316 232 422 370 336 612 599 220 410 573 1071 363 1076 249 312 598
191 407 2076 544 420 652 803 571 1186 362 1070 2183 245 2125 349 1096
789 481 1125 1290 681 359 190 406 2130 1171 1540 591 707 802 216 2101
570 1287 465 596 1113 1165 243 2182 2123 787 347 677 1123 2577 567
15 1068 706 1055 648 2072 1170 399 1793 358 590 2369 237 625 457 1665 781
3077 304 2099 665 1286 404 1109 188 1601 242 2337 1163 2569 2122 786
675 1122 346 433 2093 2180 566 1569 1054 398 2119 617 453 3075 235
1409 2241 2321 779 343 2098 317 208 127 661 356 588 1107 2565 1081
1162 1284 1064 1553 674 1345 425 559 2209 2091 1159 1101 2064 451 2118
20 613 2313 184 221 234 3074 778 126 342 288 396 564 315 231 1052 558 335
124 219 584 314 340 659 230 176 775 1106 421 311 601 653 392 1077 450
334 611 218 369 1158 1099 658 556 543 409 2090 2077 774 215 419 1048
189 597 228 310 120 651 1075 1313 1545 2116 2563 2087 361 610 1098
2193 405 542 332 897 1069 1156 2309 1217 1297 418 1095 2075 214 303
25 595 187 569 650 1541 772 1074 833 2145 160 2562 552 2086 357 308 2185
647 589 1185 403 2307 207 1289 1067 241 112 186 302 212 328 540 183 206
125 345 397 594 1040 355 1094 300 565 287 182 402 646 587 2074 96 341
233 123 204 395 536 354 1066 1053 801 175 563 286 2071 1539 2084 1092
586 1063 2129 180 1169 644 557 229 339 2181 122 394 313 705 785 1285
30 583 296 2306 562 1051 174 391 333 119 2070 217 1121 1538 200 2121 1062
673 1161 284 338 777 227 2179 555 1283 309 582 528 2097 1050 2063 390
1105 118 64 331 159 449 213 657 172 2117 1157 2068 1047 541 226 2178
773 554 1060 1282 307 111 609 580 280 551 2062 2089 330 1097 158 417
185 388 301 211 116 649 2115 1155 1046 327 771 539 110 168 205 156 306

210 95 181 108 550 299 326 272 203 538 593 1073 94 401 1039 179 285 152
 298 121 645 535 1093 202 548 770 1044 1154 324 173 353 295 104 2060
 2085 199 2114 585 178 393 1038 1065 283 92 643 63 534 2073 117 1091 294
 561 171 337 198 144 2083 3073 527 581 389 282 642 62 1061 1036 2056
 5 1090 2561 225 115 157 532 88 279 170 2069 109 60 167 196 292 114 155
 329 107 80 526 278 553 166 387 579 305 209 1049 56 154 93 271 106 1059
 325 2082 386 151 549 276 164 524 103 578 1537 1032 2305 201 297 1045
 270 537 91 48 2067 1058 323 150 177 102 1281 61 90 143 87 197 100 148 32
 547 59 293 268 322 169 142 520 86 281 533 113 195 546 58 1043 79 291
 10 2061 2177 769 55 264 140 165 84 2066 194 1037 1153 531 277 78 105 153
 290 1042 54 525 641 2059 163 47 136 530 2113 1035 275 76 52 101 46 149
 89 162 31 269 99 72 44 385 274 147 523 1089 30 85 98 57 141 577 2058 267
 40 1034 146 28 321 522 83 2055 1031 139 53 77 2081 266 519 1057 24 193
 82 545 263 51 75 45 16 138 50 135 289 74 2054 43 1030 518 29 71 262 161
 15 134 42 2065 39 27 70 2052 97 1041 1028 516 529 260 273 132 26 38 145
 2057 2053 2051 2050 2049 1033 1029 1027 1026 1025 521 517 515 514 513
 265 261 259 258 257 137 133 131 130 129 81 73 69 68 67 66 65 49 41 37 36
 35 34 33 25 23 22 21 20 19 18 17 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1]

$$\mathbf{P}_{8182} = [8192 \ 8191 \ 8190 \ 8188 \ 8184 \ 8176 \ 8160 \ 8128 \ 8064 \ 7936 \ 7680$$

20 8189 8186 8187 8182 8183 8180 8174 8175 8172 8158 8159 8168 8156 8152
 8126 8127 8144 8124 8120 8112 8062 8063 7168 8060 8096 8056 8048 8032
 7935 7934 7932 7928 8000 7920 7904 7679 7678 7676 7872 6144 7672 7664
 8181 8185 8178 8179 8170 8171 8173 7648 8166 8167 8154 8155 8157 8164
 8150 8151 7808 8148 8142 8143 8125 8122 8123 8140 8118 8119 8136 8116
 25 8110 8111 8059 8061 8058 8108 7616 7167 7166 8095 8094 8055 8054 8104
 7164 8092 8052 8046 8047 7160 8088 8044 8031 8030 8040 7152 8080 8028
 7933 7931 7930 8024 7927 7926 7999 7998 4096 7552 7924 7919 7918 7136
 8016 7996 7916 7992 7903 7902 7912 7900 7984 7896 7677 7675 7674 7104
 7871 7870 6143 6142 7888 7671 7670 7868 6140 7968 7668 7663 7662 7864
 30 6136 7660 7424 7647 7646 8177 8169 8165 8163 8162 7656 7856 6128 7644
 8153 8149 8147 8146 7807 7806 8141 8139 8138 7804 7640 8121 8117 8115
 8114 7040 8135 8134 8109 8107 8106 7800 7615 7614 7840 6112 7165 7163
 7162 8132 8103 8102 7632 8057 8053 8051 8050 8093 8091 8090 7612 7159

7158 8100 8045 8043 8042 8087 8086 7792 7608 7156 7151 7150 8039 8038
8084 8029 8027 8026 8079 8078 7148 8036 8023 8022 8076 7929 7925 7923
7922 7600 4095 4094 7551 7550 8020 7144 7135 7134 7997 7995 7994 8072
8015 8014 6080 7917 7915 7914 7776 4092 7548 7132 7991 7990 8012 7911
5 7910 6912 7901 7899 7898 7988 4088 7544 7908 7128 7983 7982 8008 7895
7894 7584 7980 7103 7102 7892 7869 7867 7866 7887 7886 6141 6139 6138
7673 7669 7667 7666 4080 7100 7536 7120 7967 7966 7976 7863 7862 7884
7744 6135 6134 7661 7659 7658 7964 6016 7860 7096 6132 7423 7422 7880
7655 7654 7420 7652 7855 7854 6127 6126 7645 7643 7642 7960 7852 6124
10 4064 7639 7638 7520 7805 7803 7802 7416 7039 7038 7088 7636 8161 8145
8137 8133 8131 8130 7799 7798 6656 6120 7848 6111 7036 6110 7839 7838
7631 7630 7796 7952 7613 7611 7610 7836 6108 8113 8105 8101 8099 8098
7628 7791 7607 7790 7606 7161 7157 7155 7154 7032 7408 8089 8085 8083
8082 7788 7604 8049 8041 7832 8037 8077 8035 8075 8074 8034 7149 6104
15 7147 7146 7072 7624 5888 7599 7598 8071 4032 7488 8070 8025 8021 7143
8019 7142 8018 6079 6078 7784 7775 7774 7596 7140 4093 4091 4090 7549
7547 7133 8013 7546 7024 7131 8011 7130 8010 8068 6076 6911 6910 7772
7824 4087 7127 4086 7392 6096 7543 7993 7126 7989 7542 7987 8007 7986
8006 7921 7913 7909 7907 7906 6908 7592 7583 7582 7981 4084 7979 7540
20 7124 8004 7978 7897 7893 7891 7890 6072 7768 7580 4079 7101 7119 7099
7535 4078 7118 7975 7534 7098 7974 7885 7883 7743 7742 7882 6904 7008
7965 3968 7963 6015 4076 7095 7116 7962 6014 7532 7972 7094 7865 7861
7879 7859 6137 6133 6131 7878 7858 7740 6130 7576 7421 7419 7418 7959
6064 7760 7958 6012 7092 7665 7853 7360 7657 5632 6125 7653 7851 6123
25 7651 7850 7876 4063 6122 7650 7519 4062 7518 7415 7087 4072 7112 7528
7414 6896 7086 7956 7641 7847 7637 7736 6655 6119 7635 7037 7846 7035
6654 7634 6118 7951 7801 7034 7797 4060 7837 7950 7516 7795 6109 7835
7568 6008 7412 7629 6107 7084 7794 7834 7627 6106 7407 6976 7031 7844
6652 6048 7406 6116 7030 7728 7512 7626 4056 7071 7948 6880 7070 7789
30 5887 3840 7080 7487 7787 6103 7831 7404 5886 4031 7486 7786 6102 7830
7028 6000 7296 7609 4030 7605 7623 7603 6648 7602 7622 7023 7068 7783
7022 5884 7828 7782 6100 7597 7484 7595 7391 4028 7944 6077 6075 7594
7773 7390 7823 6095 7620 7771 6074 7400 7153 7145 7504 7822 6094 6909
7141 7770 4048 7139 6907 7020 7780 7591 7138 6906 8129 8097 7712 8081

6071 7545 8073 4089 7590 7064 7541 5120 7129 4085 7767 8069 7388 7581
7125 6640 7539 6070 5880 4083 8067 7579 7820 7480 7123 6092 7007 6903
7766 4024 7538 8033 5984 8017 4082 8066 8009 7578 6848 7122 3967 8005
7533 7006 6902 4077 7741 7117 7588 8003 7531 7016 4075 7575 7739 7985
5 3966 7115 6068 6013 7359 7097 7977 7384 7004 7764 7056 6063 7358 6900
6088 6062 7472 5872 7816 7530 5631 7574 7759 7738 6895 4074 6011 4016
3964 3584 5630 7758 7114 6624 6010 6894 7527 7093 7356 7735 8002 7091
4071 6060 7111 7526 7572 7734 7517 6007 6975 7090 7973 7000 4070 7567
5952 4061 7756 5628 7515 7110 7971 7376 7417 7085 6006 6974 4059 6892
10 6653 7905 7413 7889 7566 7970 7514 7881 6047 7961 7083 7411 7877 6651
3960 6784 7957 4058 7524 7875 7732 7082 6129 6046 7955 4068 7410 7727
6879 7511 6121 6650 7108 7857 7352 7405 7033 7849 6117 7874 4055 6056
6004 7295 7456 3839 6972 7954 5856 5999 7845 7029 7079 7564 7949 7726
6115 6878 7510 7403 7752 6647 7069 4000 5624 7843 5885 7485 4054 6105
15 7027 7947 7294 6888 4029 3838 7833 5998 6114 7078 6044 7067 6992 7402
6101 7649 6646 5883 7483 7842 6592 7633 7829 7026 7793 7021 4027 7625
7946 7785 6099 7503 7399 7389 7066 7508 7724 6876 7827 7621 3952 4047
7482 5882 7943 4052 7019 7781 7711 7601 7560 6968 4026 6093 7292 7076
3836 5996 7063 6098 6073 6639 7619 7387 7344 7821 7502 7398 6040 5616
20 6644 6872 5824 7288 6638 4046 6847 5983 7710 6846 5982 5879 6960 5992
7479 7720 5119 5878 3072 7478 5118 3832 7062 7500 7018 4023 7386 3936
7396 4022 4044 7328 6636 6844 7708 6528 5980 6032 7015 5876 7383 7476
7060 5116 7014 6091 7382 6864 5871 7826 4020 7005 7471 7942 7055 6090
5600 6623 7003 5870 7496 7470 7280 4015 7054 6069 7779 6905 7002 6622
25 7819 6067 3965 6901 3583 4040 7357 6087 7778 7012 4014 6632 6899 3963
7618 6066 5951 7380 7818 7704 7355 3824 6840 7769 7593 5976 3582 7940
6086 7765 6898 7375 7589 6999 3962 6944 6061 5629 7354 5950 7763 5868
7587 5112 6783 7468 7052 6893 7815 6059 6998 7374 6620 5627 5760 7586
7762 7577 6891 3959 4012 6782 7351 7757 7573 6058 7814 6973 5855 7455
30 5626 6084 3580 6009 6890 7537 7737 3904 7571 7755 3958 6971 7529 4081
3999 6005 7350 5948 6055 7733 4073 5854 7525 6045 7454 5623 6991 6996
7137 7372 6887 7570 7121 6591 7754 4069 7565 6003 6877 6970 7731 7113
7812 7523 5864 7048 7696 6780 3998 7464 6054 7264 6043 7293 6832 7109
5968 4067 7513 5622 7751 6616 6990 7563 5568 6649 6886 4057 6875 6002

3951 5997 6590 6967 7725 3956 7730 4008 7089 7343 3837 5104 7522 7509
7107 7348 3808 6400 7291 6042 4066 6645 7081 4053 5852 7452 3576 7562
7750 5995 7409 7723 6874 3950 3835 7507 6966 5944 7106 7077 6776 6588
3996 7368 5620 7342 6608 6988 6816 5848 6884 6052 5615 7290 2048 3948
5 5614 5823 7448 7232 7340 5822 6964 5936 6584 3992 6039 6871 3568 5088
3834 6870 6038 5994 7287 6768 6959 6984 7286 5612 3776 6958 6643 5820
5504 3935 7327 6642 6527 3831 5991 3071 3934 7326 7722 6868 6526 6036
3830 5990 3944 7559 3070 4051 6845 7748 7336 5840 7506 6843 7284 6637
7558 4050 5981 6863 6031 6956 5599 6635 5979 6842 7719 7279 7501 7440
10 6030 6862 6634 5117 4045 5598 5978 5881 7499 3932 5877 7718 5115 4043
7324 3828 7278 7075 6576 5988 7709 3984 5608 6524 3068 5875 7401 6839
7498 7481 5816 7707 5114 3823 7397 6943 4042 7074 7556 7477 4025 6631
7065 5874 5975 5920 4021 7395 7475 7061 6838 7706 3552 5759 3822 4019
6942 6028 6621 6860 5869 6630 7495 7394 7059 5974 5111 5596 4039 7474
15 7385 7716 6752 6619 7025 6952 5867 4018 7276 7381 7017 5758 7469 7703
5056 7058 3903 7494 5949 4013 7013 4038 5110 3581 7379 7053 6618 5866
7467 3928 7011 6781 7320 4011 5947 6836 7702 7263 6520 6831 3064 3902
7051 3579 3820 6628 6940 7378 7001 5972 5967 7373 6779 7466 6113 7010
5863 6615 5567 6097 3961 8065 6997 3712 4010 5853 8001 5946 7969 6089
20 7353 7492 6024 7050 7262 5756 6830 3578 7953 3807 6856 6399 4036 7371
5808 5103 5108 3957 6085 7945 7463 5592 5966 7453 7349 6778 6995 7695
5862 6614 5625 5566 4007 6589 5851 6560 7272 5943 3997 7047 7700 6897
7941 5376 6065 3575 7873 6083 3900 7841 3955 7370 3806 6889 6398 5621
7347 7825 6057 6989 7451 6775 5102 7462 6994 6969 7939 6587 3816 6936
25 7260 3920 6828 6512 3520 7312 5752 5564 5942 6720 5964 5850 3056 6612
3574 4006 6774 5860 6396 3804 6607 7694 6815 3995 5100 5584 6586 3896
5847 7046 3954 7367 6606 4992 5792 7450 3994 6814 5619 5940 7231 7346
3949 5935 6987 5846 2047 6583 7341 3572 7366 4004 6824 7460 7256 5087
6082 6772 3567 6885 3947 5618 6767 6965 7447 7230 3991 7692 5821 6053
30 5613 7339 6986 5560 5934 3775 6883 5960 2046 7044 6928 6582 5503 6963
6051 3946 5086 3566 5819 6604 5611 6873 6766 7817 7446 7289 3990 6392
3800 7338 6812 5744 6983 6041 6882 5839 5096 3774 7813 5844 6869 6962
7364 6050 7938 6957 7285 6496 3943 5502 6037 3833 7777 6525 3933 5818
6001 5610 7761 7335 7811 7325 7228 6867 6982 5993 3040 7753 3069 3829

6575 5932 7283 3888 6035 6580 6955 5838 2044 7439 6523 7617 3942 5084
6764 3564 7248 3772 3456 5552 5500 6600 6808 3988 6574 5815 5919 5607
6384 3983 7444 7688 3792 3931 5814 6751 3551 7334 5918 5836 6522 5606
7224 3982 5597 5728 3930 3067 7323 5055 6750 3550 5928 6866 6954 7438
5 7282 5080 5595 3827 3940 6980 6572 6760 3560 3066 6861 2040 6519 7322
6034 7277 5054 4864 3826 5989 3927 5594 3768 6029 6859 6951 5812 5496
7332 6464 7275 5757 3821 6841 5807 5987 3872 5916 6518 3711 5604 6941
3063 7319 3980 6027 6559 7810 6837 7749 3926 6858 6641 5755 3819 5591
6748 3548 6950 5977 7436 5986 7274 5113 6633 6939 7585 6800 3901 6835
10 5806 5832 7747 7569 3008 5973 3710 7729 5375 6026 7318 3062 6629 5109
7561 6558 7721 5052 6855 3818 5754 5536 5590 7271 7557 3899 5971 6938
6834 7746 6627 5565 4065 7261 7717 6829 5107 6568 6511 6023 4049 6516
7521 7216 6617 5374 5873 3919 7505 7555 4041 3815 6368 3924 6397 6719
5751 3519 6854 6948 3805 7715 5965 6935 7497 5970 5072 5865 6626 7270
15 5563 7259 3898 6827 7705 6613 4037 7311 5101 5106 5912 5945 2032 5804
3055 3976 6022 7316 3708 3577 6510 6777 3060 7493 7554 5861 4017 6556
7432 5583 3760 6395 3918 7701 6744 3803 3544 3814 5488 5963 7714 5588
4035 5750 7473 6718 3895 5791 3518 5941 6611 6934 4009 7258 5562 5099
6826 4991 7105 3573 5696 6773 3328 7491 7310 7073 7465 5859 5849 3054
20 7393 5048 5372 6852 7699 7057 6813 6394 4005 6605 4034 5582 7377 7268
3802 6823 7255 6585 5939 5962 5559 6610 3894 5790 7461 6020 7049 3571
6771 7490 5098 5845 7693 6508 4990 7369 5858 5743 7229 6927 6391 7009
5959 3993 3812 3916 3799 7698 5933 4003 5748 6495 5085 6581 6716 3953
3516 6811 7045 6603 5800 7449 6932 6765 3565 5095 2045 5938 3704 6993
25 7459 6822 7254 5558 7308 3773 7365 6552 7345 3570 6770 5501 5617 5843
3052 7691 7200 5904 3887 3989 7227 3945 3039 5742 5580 6926 2944 6985
6390 5958 7043 4002 5931 7445 3798 3892 6579 6736 5817 5083 3536 5788
4608 2016 5368 6494 6602 6810 7337 5837 6763 3563 2043 7458 6336 5094
5609 7363 4988 3771 7247 3744 3455 5551 5499 5842 7690 5472 6961 5040
30 6081 3941 6599 6573 6504 5556 6712 3886 3512 3912 3038 5740 7252 6820
6383 6388 6492 6807 7226 3696 3791 5082 3048 5550 6544 3796 5576 5727
3454 5930 7304 5784 6924 3562 3770 6578 6762 5498 7246 2042 5092 7223
5956 3987 4984 6382 5079 5835 6806 5917 3884 5813 5927 3790 6598 5360
6749 3549 3559 6759 3767 3036 6463 5495 6571 4863 5726 2039 6521 3871

7443 3981 5605 5053 6981 7687 3986 7042 7222 7333 5834 3939 3929 5811
5078 7362 5548 5915 5736 3452 5926 6747 3547 7437 3065 6517 5024 6799
3558 6758 6704 5535 6570 3766 5593 6488 7244 3007 3504 6881 5494 6462
5603 4862 3979 6953 6979 2038 7442 5831 5051 7321 6380 3870 3709 6804
5 5805 6920 1984 3925 7331 6596 7281 7686 5440 6557 6865 3788 3938 3825
5810 6049 6367 6567 5914 3061 7215 5724 6272 7435 6515 6746 3546 5589
5071 6949 5753 3880 5373 5776 6033 6798 5602 7273 6857 6978 7317 7220
5534 3006 3978 3032 5076 3680 3817 5830 5911 3759 2816 5050 5803 3707
5487 3923 7330 5924 4976 2031 6555 6743 3543 6509 6756 3556 6937 5695
10 3764 6025 5492 3975 6366 6460 6566 3059 3897 4860 2036 5985 5544 6717
6833 7684 3517 7434 6947 7214 6514 5587 3868 5749 5047 6853 7269 3917
3448 3327 5070 5371 7315 5344 7240 3813 5105 5561 7431 3922 5910 3053
6376 5802 3758 6480 5486 5532 3784 5720 5694 3004 3706 3542 6688 3488
2030 6796 6742 6364 6554 5046 3326 5828 3703 6507 6456 5370 5068 3024
15 3515 6564 6715 5789 5799 3058 4856 6551 5581 7212 4989 5484 3974 3864
5586 3756 5747 3535 5903 4960 7199 5367 5692 3915 6335 6735 3893 6506
5471 3540 3440 6393 3702 3743 2028 5908 3051 6740 5039 2943 5787 3514
7309 5528 6933 6714 5579 3648 5798 3811 5557 4987 3801 6946 5044 6550
5741 1920 7314 7257 7267 2015 6493 3000 4607 6851 5746 3324 6503 6825
20 6021 6792 6389 7430 3891 3534 3914 5097 5902 5712 5969 3511 5366 7198
6360 6711 6734 6334 3972 5470 6931 3742 7307 3797 3050 5786 5312 6625
5038 7253 5555 2942 3810 5578 3695 6821 5739 5064 4986 7266 6019 3911
5961 6850 3885 6491 3037 2014 6543 5093 7208 4606 3700 6925 6502 6609
6387 5480 3047 3752 3890 5783 5575 5796 6448 5549 3569 3510 6548 4983
25 6710 3453 6809 6930 3795 6769 5688 7306 4848 5359 5937 7251 5957 3856
7428 5554 6819 2024 7937 5081 6018 6381 6601 5857 5738 7809 3694 3532
5900 5497 5364 3910 3883 7196 7225 3769 6490 6732 5091 3035 6332 7745
7303 5725 6923 5468 3789 6542 3740 6386 2560 3320 3561 7245 3046 5036
2940 6761 2041 5520 5782 5929 5574 3424 2992 6352 5358 4982 2012 4928
30 4604 5023 3503 3508 6500 5439 5735 6487 6703 3451 6708 3692 5547 5022
3034 3794 6271 5680 3502 6379 6328 5464 3528 3679 3882 1983 6461 5438
4975 6540 3736 5723 5734 6486 3450 5775 6702 4980 6432 5032 5356 4861
5546 3044 6728 5780 3908 7250 2936 3031 5493 5090 5077 3787 5896 6805
7192 4832 3869 6818 3765 5572 3879 3312 5343 6378 6270 5248 5533 6459

3447 7302 2815 5955 5543 2008 3678 6922 4600 1982 5722 7221 3557 6597
4974 7243 3005 4859 2037 1792 5774 5491 5075 5020 6577 6365 6803 6375
3786 5841 3763 6757 3030 3867 6479 3500 6919 3688 5925 3878 5732 5719
5436 2976 6484 5954 5531 5342 6700 3545 6595 3487 6569 6458 3555 3446
5 7219 5833 5069 2814 5049 5542 5485 6797 2035 3783 3003 7242 6687 4033
4858 3757 6745 5693 5074 5490 6536 6755 6802 3392 6363 7713 5913 4001
7300 3762 6268 5352 6374 3866 5923 6455 6918 6478 7213 3676 7239 6565
7697 5829 1980 5809 2029 3541 3023 6320 5456 4972 3705 4855 6594 5718
3985 5772 3325 5530 5045 3554 3728 7218 5067 6795 7553 3486 5483 4959
10 2034 6741 3028 3782 3863 3002 7489 3755 5664 3439 2928 5909 6686 7184
3876 7689 5691 6754 5369 6553 6513 6362 5801 3977 5527 7457 5340 3647
5016 5922 5540 3444 3937 5827 2812 6563 7211 3496 4592 5432 2000 3296
6454 3022 4800 4958 4854 6696 6264 3438 2999 6476 3484 3672 6372 4968
5311 5711 3646 5716 6359 1976 3323 5482 1919 5690 2027 3862 5066 5526
15 3754 6684 2998 5043 3539 5768 5336 7238 3701 6447 3780 5479 5310 4847
5710 5469 6333 6452 6358 3020 3322 4852 6304 5063 4956 1918 5687 6794
2808 3751 3741 2026 6916 5008 3436 2941 5365 3533 5037 6739 3538 5042
3513 3699 2912 3855 3644 3319 5424 6791 5907 5467 6331 7210 5478 4605
5519 6446 3423 2013 6549 4846 2023 6562 3860 6472 2991 5062 6733 3739
20 5524 3480 5686 6713 5797 5363 6505 5826 3531 3750 2939 5035 3057 7197
2996 3509 6738 4985 4927 3693 7236 4576 6351 5901 5601 2559 7207 3698
5308 3973 5708 6356 6256 5906 1536 6790 6547 3664 3854 4603 5466 3318
6330 3049 5585 1916 2011 3921 6501 6680 5785 5357 5518 6709 3422 5795
2022 6731 4981 5745 1968 7685 3264 3738 2990 5362 3507 7195 7441 3530
25 5034 3016 2938 3691 5899 5577 3971 6541 4952 3913 4926 5679 5463 5476
6327 6350 7206 6444 2558 3045 6489 5328 3432 4844 5060 5021 7361 5781
7433 6546 6499 5684 5737 3735 6431 3527 3748 4602 6707 5031 3501 5437
2010 5355 4831 2935 5794 7683 7329 3640 6730 2800 4979 3311 4736 5553
3889 5573 3909 3506 5247 7194 6788 3033 3970 7041 3690 6385 5898 3809
30 3852 6539 3316 3449 4599 7313 7429 6701 6485 3420 5304 3472 2988 5408
4924 1912 5516 5678 5462 6326 4830 5704 2020 2880 3310 6430 2934 6348
2556 2007 5246 2975 4840 3734 4944 5030 6240 5354 1791 5019 3526 3391
6440 6672 5435 3687 4598 4544 6269 3677 3499 4978 1952 2006 2974 4973
1981 5455 3632 6727 6319 3043 5676 5351 5460 3416 6324 5018 4828 5341

1790 6706 3390 6498 6267 7204 7191 5434 2927 3686 5779 3675 2984 2932
3308 6428 3727 4971 5512 5895 3498 2813 4920 5663 5244 3732 1979 5733
2784 3848 5028 6538 3042 3445 5296 3029 5015 6726 3524 5454 5339 5350
6318 6699 3200 4591 3295 5431 6483 5773 5571 6344 4596 2552 1999 6266
5 3485 5778 3495 7190 5545 3674 2926 3907 1904 5731 2004 6535 2811 5721
3726 4799 6377 3881 4970 5894 2972 4857 5662 3443 1978 3027 6477 6457
5014 1788 5541 6263 3793 5570 5338 5771 6698 3388 3684 6482 3671 4957
4590 3294 5430 3877 6373 3483 4967 5717 3906 1998 5730 3494 5672 1975
4853 3021 6685 3437 7682 3001 3785 6534 2810 7183 6724 7305 6977 4824
10 4798 7427 3645 3442 6695 5348 3026 5452 5335 5529 6453 6945 6316 6475
3304 6424 5539 7265 5089 3865 5489 7188 6361 5770 5240 3875 6929 6303
6371 3408 5892 6262 1024 2924 4955 5715 2807 3670 5309 3724 7301 3781
5007 3482 3761 7249 4966 2997 5073 5660 4851 3019 2911 6208 6683 3435
5423 1974 6849 3616 4912 5525 5767 1917 2033 7426 6921 5012 5481 7182
15 5689 3643 6451 6694 3861 5709 5538 5334 4588 5428 3321 6817 6474 3292
2968 6357 3479 7241 3492 1996 3753 3874 6532 5065 4575 4845 6370 2544
7299 3779 5714 6302 1784 4954 4480 3553 5307 5280 4796 3384 2806 6255
6445 6917 2995 5006 6801 3663 6471 2025 4850 3018 6682 3434 5477 2910
5523 5422 7217 5685 3263 5766 2752 1888 4816 5448 2920 6260 6312 3668
20 4574 1972 4964 5232 1967 3642 3478 4951 3288 5327 5332 3720 6416 1915
5656 4584 1535 6254 3262 5306 3662 2799 3431 2804 2908 6300 4792 1966
4735 3421 1992 3639 2960 3015 4843 5004 6450 5420 4950 4896 4925 5326
1914 3317 2989 2994 3376 1534 5303 5707 6692 6679 6355 4572 7180 3430
3419 1776 2798 3471 5407 6470 2557 3859 4734 3476 4842 3638 3014 6443
25 4923 1911 2528 5517 3315 2879 2987 5522 6252 3778 3749 6349 3260 2937
5683 5706 5061 3660 5475 2021 6354 5302 6329 5465 3853 6678 4829 4943
4839 1964 3418 5764 2555 5041 3858 3470 6239 5406 4948 4601 3309 4543
6442 5245 5324 5515 4922 5703 3737 3537 7237 1951 3314 3747 1910 5677
2933 6296 5059 2904 1532 2986 2878 6347 6325 2009 5033 5461 2019 3697
30 3631 3428 7298 5474 5682 5000 6429 3415 5648 3280 6468 1856 3851 2796
5416 5361 4827 6439 3012 6793 3529 6915 3636 4732 2973 5216 4838 4942
4597 4919 2554 6671 7209 2783 7176 3733 2983 5295 6238 4784 3307 7235
6753 3389 3689 5243 2688 5514 5029 4568 4542 3746 2931 2005 5058 1789
5702 5675 6017 3199 6323 5459 5300 1950 5353 6676 2018 6789 4352 6346

5953 3525 6737 6427 3505 1903 2551 6593 3630 3468 3850 3414 5404 5921
6914 5511 6248 7205 4826 3256 3656 6438 5433 4595 2971 5017 6561 1908
3685 2925 4977 3731 5453 4918 6343 6317 7234 6670 1960 3360 2876 5027
2782 2982 3306 3387 3847 5294 5905 6729 5242 5349 2003 1760 3497 2930
5 6787 5320 5674 1787 7193 5458 6322 3523 4823 3293 6545 3198 4836 6265
5661 4940 5825 4589 1528 3725 6426 3673 1977 6236 7203 2792 2896 4728
4540 1902 1948 2496 2550 6288 3628 4560 2780 3412 3407 5239 3303 2970
4916 4911 5292 4768 2872 3386 5400 3196 4822 3464 3248 4594 3615 1786
4797 2923 2980 6207 5700 3406 1900 5238 5510 3302 5184 2967 5279 2543
10 3291 2548 6342 3383 5671 4910 6436 4936 2002 4479 1997 4536 6423 6315
5451 4587 4795 1783 2751 3730 1023 1887 3614 2922 5429 1944 6232 6668
5026 6206 3683 5013 3846 5347 4815 2966 1520 5659 3290 2809 2542 5278
4720 5337 5670 3382 4820 1995 4969 3624 1973 3723 6314 2919 6261 2909
5450 4478 3522 4586 5427 6422 4794 2776 3493 5231 1782 2750 5508 5011
15 1022 3404 3669 1886 3682 5236 3300 2805 1728 6340 5288 3287 5333 4965
5346 6301 3192 4908 5658 5447 4573 6311 4814 4583 6725 1994 5421 4791
1971 3481 6259 3491 2907 5005 3722 1896 6705 6786 5426 3612 2959 7189
4895 5392 2918 3844 5897 3261 2864 3667 3441 6537 5010 6204 3375 5230
3041 7202 4953 2803 4963 5655 6415 2964 5331 5668 1991 2540 5276 5793
20 3380 3286 6299 3719 6497 6697 1775 1965 6664 6253 6723 3477 3025 4571
5893 6420 5446 3641 6310 3433 5419 4476 3490 3661 2527 4582 1970 6533
1780 5777 6258 4790 5003 3232 7187 2748 2432 5305 6481 1020 2906 2797
5325 1884 4528 1533 4733 4949 3259 2958 3666 4894 4849 3017 1913 1936
4962 6224 2802 6693 3374 5330 4812 5654 6414 5769 7181 1990 3400 5891
25 6722 1963 3475 3429 6298 6473 3718 5729 6251 2903 3637 1774 2916 6531
4570 3279 5418 3659 4904 5228 5301 7186 1855 2768 4841 5002 6681 2526
2993 2877 1504 5405 5323 2795 5569 3013 4947 5215 1531 4783 3284 4731
4704 3258 5713 3469 6295 3608 5765 1909 5444 6691 3417 3969 6449 6308
3184 4567 6200 5415 4580 2536 4472 2744 4788 5272 1880 4892 2848 2687
30 3372 2956 1854 3278 2902 1772 1016 2524 4782 4808 3255 5214 4351 1962
1664 2686 3359 4512 4730 4566 1759 1988 2794 1530 5224 2875 4541 6250
5647 3254 4999 5652 6412 1959 4350 1949 3474 2895 3658 3358 5322 4727
6294 2791 2900 1852 3635 3276 1527 2781 3427 5299 1907 4941 2495 5403
3716 1758 4946 4539 5414 6247 6237 2874 4888 4921 5646 4780 3197 3600

5212 2952 4998 3368 3655 3467 1947 1958 5319 2553 4837 3168 2684 4559
3629 1768 5264 6192 4464 3634 2736 2894 5293 4564 1901 2779 3426 3413
4726 4939 3011 2790 4767 5298 1906 2871 4917 1872 1526 2520 5402 6235
3247 2985 7179 4538 2494 6246 4672 6469 1472 6287 3252 3195 2549 6530
5 4835 3313 4825 2304 5890 4348 3466 1946 1008 3654 6677 6292 3356 5318
3627 5183 5241 6690 4558 3411 5399 2981 5291 5412 3010 1899 4535 6408
4915 1756 4938 2778 6369 5763 5705 3305 6467 6441 4766 7178 2870 5644
6234 4996 3463 5537 3246 2547 1943 4821 1956 6353 3272 4719 4834 3194
1848 6286 3385 1519 6675 3405 5521 3905 1785 2969 4935 5237 2892 2788
10 4909 2775 7175 2979 4724 3626 5701 2929 5681 3873 4776 1524 3410 6437
3301 6231 5182 6244 5290 5208 5398 1898 5762 4914 2492 6345 1727 2541
6466 4534 3613 5513 2680 3191 6669 4477 2749 3857 6205 4593 3652 5277
3462 4819 5316 5473 2546 1885 4880 3623 2017 3381 1942 2863 2965 5673
1781 5287 6425 2921 6674 4556 4718 3403 1895 3289 5235 1518 5699 3777
15 2978 4934 1021 4907 6321 7174 6341 6435 4793 3849 3299 2774 4764 2868
5509 4344 5457 4813 3352 3244 2512 6230 2001 4585 3745 5391 2539 3611
6284 6667 3231 1726 1752 6176 3190 5640 4527 4475 5229 2747 4448 6203
5275 4818 2720 5669 1883 2431 5057 3379 2917 6421 3622 2963 5396 5180
6313 1779 1935 3285 2862 3845 3729 5286 3402 5449 5698 3136 4532 5234
20 1894 6339 5507 3460 2888 1993 6434 4789 4906 1019 3298 992 5025 1840
2488 4716 1516 2672 1940 3230 1724 2772 5200 2767 4526 1408 4552 2430
4760 4703 2746 1503 3188 3240 3183 2538 4474 1934 1882 2860 4336 2766
5390 1744 4932 3344 6223 2743 5274 2535 3610 4811 6228 1892 4702 4471
1778 3399 1773 5176 1502 2525 3182 4903 2847 6202 1018 4893 1879 5227
25 3228 3373 3378 4524 2957 5284 2428 4712 3620 2962 3607 1512 5271 6280
4581 3283 2480 6222 4810 1771 6199 2742 2915 1015 2523 1663 2534 4787
4891 1853 3398 4470 2905 4511 4902 1720 1932 2846 3371 5226 1878 4416
2764 5388 2955 1824 2685 6666 4579 4807 4569 3277 3257 4781 3606 2901
5270 3282 5213 4700 5657 2914 6419 7172 1500 5667 2856 3180 1770 5223
30 1989 4786 2522 6198 1851 1014 4890 1662 6309 6663 4752 2801 1969 2656
6338 4510 3370 5445 960 4349 3167 4565 2735 5506 5425 1757 4578 2954
4463 6413 2683 4729 3253 1529 3275 3721 5653 1767 3843 6220 3357 1871
4806 2532 2740 2519 3396 2899 4887 3224 4779 5345 1987 1961 4468 4900
2793 6297 5211 5666 6418 3367 4671 6257 3681 4520 1471 5009 2844 1876

6307 3599 5222 5417 5263 2424 1850 2951 5168 5443 6662 4320 2493 5329
2303 2873 6191 3717 4563 1007 4347 3665 2893 3604 3521 1928 4725 5268
3166 1525 6411 1755 2734 3251 5651 5001 3842 5384 2682 6249 1957 4462
3274 6196 2760 2789 3355 6293 1012 1847 1766 2898 4961 1986 1870 3489
5 1660 2518 4778 4886 4537 5413 4508 5210 5321 6306 3366 4557 4670 1712
3657 1470 4765 4696 5645 5442 3598 1496 3176 2950 5262 3715 3245 3271
4804 1280 2679 2869 2491 2464 3473 1905 7681 1945 4945 4997 4562 7425
2777 2302 6190 1006 2840 2732 3164 1846 4346 2416 1754 4460 3216 1868
1468 1656 2516 2624 2511 2678 1764 4668 5220 2719 4775 4504 2490 4343
10 1751 6216 5207 2300 4447 1523 3250 3354 1004 2891 4723 2510 1488 4879
3135 4884 5152 1839 2718 1844 3270 896 2487 4774 4688 3364 4763 1750
4342 5181 1522 1696 5206 4555 2787 3351 1517 4288 5260 1725 4446 991
3243 1955 2890 3596 4533 2671 4722 4717 2867 2676 2728 2948 3160 3193
4878 6188 3134 6410 4456 1838 5179 5650 1407 2786 1515 2486 4762 1723
15 1864 2773 2887 4554 6291 6175 1464 3350 2832 6660 3242 1941 4531 1954
3189 6245 990 4715 2861 5411 2866 4664 2508 5401 6407 2670 1897 3268
5199 1743 4335 2429 5317 5643 2716 4772 4759 2296 4551 3229 1748 6285
4340 5204 1648 2771 3239 3653 5178 5297 1000 4525 1514 4444 1939 1722
6243 6290 6233 1406 3714 2886 3187 3633 5397 4530 4995 1893 6174 2400
20 2859 4937 4496 5410 4714 2545 3465 4876 5315 2479 3343 5289 6406 5256
3132 1501 2765 2745 2427 5175 3592 5642 1836 1511 3625 5198 1933 1742
3651 2484 4334 1719 3227 6283 4473 3425 4701 4550 4758 6229 3348 2770
3181 4933 4523 3238 4711 1881 2537 1938 6242 1823 6184 3461 4913 5395
988 4994 1891 4415 3186 5639 3409 2668 5285 2858 5314 7297 1017 4833
25 3621 2741 7233 2655 3152 1499 2845 3342 2763 2478 5389 3650 4469 2884
1931 4905 2426 2504 5174 7201 1510 6227 1404 6282 4931 2533 3401 3226
4699 1777 1877 2855 3459 1718 6172 3179 4817 5273 5233 1661 959 2712
6404 4522 3009 4751 5394 1456 1890 4710 3609 6201 1822 5283 7185 6913
4414 5638 4440 4656 4509 6279 6785 2423 5196 1013 1740 2977 3619 6221
30 4548 4332 3223 4756 4872 2739 6721 3377 3236 2288 2521 4901 4519 4319
4809 2843 2762 3397 1498 1769 5387 2654 3297 4467 3128 1632 1832 984
4224 2476 2664 958 768 1716 1400 2368 1711 1820 1508 2422 2463 4412
1659 1495 4318 2652 2854 4698 4750 3340 3178 1710 1736 5172 2704 5167
1279 1930 4328 3222 2462 956 4708 1658 2759 1440 1494 4432 4518 4695

1875 4507 3175 1469 2842 2531 2738 1011 3165 2733 1927 2415 2472 2420
5166 1278 4466 4461 6168 3120 5192 1655 2301 2272 2623 2758 1869 2852
4640 1874 976 4316 4669 6226 1467 2839 2530 4694 4748 4506 1005 2517
2731 3163 1010 3174 1816 1849 1708 4930 3215 1926 5269 5282 4459 2681
5 2414 1765 3220 4408 6278 1487 3458 2299 2460 5225 1392 6197 3336 6219
1867 1492 3605 4516 1654 2648 1695 4667 4503 1845 3618 2622 5386 2515
1466 1003 4899 895 1600 4889 2838 2730 5636 2677 3162 5267 3395 1763
5164 4287 5221 1753 4805 3369 3214 4345 952 1276 4458 4687 5383 2961
2756 4785 6195 3603 5151 1486 2298 2717 2509 1843 3281 6218 1463 1866
10 2489 4885 4692 2727 3172 3159 4666 5261 2514 1694 4502 1924 4898 4445
2953 3365 1002 2675 5209 1749 4803 4455 4777 6276 5219 894 3394 4341
5266 1762 1647 3597 2412 3273 6189 7177 6215 3133 2831 2295 2913 1863
4744 4286 4312 1837 6689 1652 989 4663 5382 6160 3602 6194 2399 2485
1704 4686 4577 2949 2507 2620 2715 4883 999 3353 5150 1842 2836 2669
15 2897 1462 5259 6673 2726 3363 5205 4773 3158 1405 2456 3269 4443 1521
3249 7173 1747 3212 4802 6529 2674 1808 5218 4561 4339 4495 3595 3104
4454 6465 4877 6187 1646 1484 3131 6214 4400 6665 512 1862 2830 2889
2294 1835 5160 2947 1721 4500 987 6433 4721 3349 4761 2483 1692 1272
2640 4662 1741 4882 2398 2506 2714 3241 1513 998 4333 2667 892 2240
20 4553 5889 4771 3362 5203 5258 3267 5761 7171 5380 4284 1455 1403 6417
1746 4442 1376 3151 944 5697 1985 2865 4338 5177 3594 4684 6661 2477
2503 4494 4875 2885 2785 5148 2711 6337 6186 2408 1460 2616 1644 4304
2396 2292 1480 1454 2287 2448 986 1688 2724 3156 1631 888 3130 1402
996 4452 1264 1834 2828 2286 3208 4439 983 2666 2482 1860 4655 4660
25 3150 4280 1630 4223 3127 2710 1399 1739 767 1831 2367 2502 4331 1821
1717 4384 1452 2663 4492 1640 4438 4413 982 2475 2653 928 957 4654
4222 1738 5255 4680 1509 3126 2425 1398 2392 1819 2608 1439 766 1715
1830 4330 2366 1344 5197 3347 2284 6173 4411 5202 2651 5144 6212 2662
4757 4770 955 3591 2474 2703 6183 2946 3148 1735 2421 3266 3237 1628
30 1507 4713 2708 1497 4317 2500 4874 4327 1709 2824 2271 2176 4549 5254
1680 3341 4431 1714 975 1818 5173 2461 5195 1438 2471 3346 4529 4755
6171 2883 4436 880 980 2857 4709 4410 2650 3119 3225 1277 3235 4871
3590 954 4652 2419 1391 1493 6182 2702 1506 1734 3185 4547 4220 3124
1657 1815 2769 4521 1396 1828 4315 4639 1707 4488 1448 764 1599 3339

4749 1953 4326 2364 5171 4272 2270 2853 2459 2660 2647 4407 4430 4697
974 5194 1248 2882 951 4707 4754 3221 2413 1937 2470 3177 6170 2761
3234 1275 6409 1491 2418 5252 4517 4870 3118 2621 5665 1653 4546 1390
5165 2280 6305 5191 2841 6659 1929 3144 1814 1706 4314 1436 4747 6167
5 7170 3338 5649 2851 4638 3588 4693 5170 2384 1598 1624 1465 2757 2737
1889 3173 6180 1485 6289 2458 5505 3219 6405 1693 5136 4706 2646 4406
4505 1009 2700 1732 4465 2411 950 893 5441 3335 4515 1703 1490 4311
5641 1274 2592 4324 2297 1651 1925 2619 1873 2837 5409 4648 2268 5163
4428 3213 2455 3161 972 6281 6658 5190 4285 2729 2468 6241 4216 2850
10 4746 1807 2529 4691 2755 4868 6166 1461 760 1001 3171 4457 6403 1271
4501 2360 3116 3218 5393 1483 3103 1645 1388 1691 4665 5637 2639 2410
4399 1865 1375 1812 2239 891 4743 4514 5313 3841 943 6225 864 1923
3334 4636 2397 4685 1702 511 2293 3713 1596 4310 1650 2835 2513 6277
2618 1432 948 1616 4256 1216 2644 1270 2264 1374 942 968 4404 2454
15 2238 1384 1806 2696 890 2407 510 2638 752 1690 3102 1592 2615 4398
1482 2352 4283 4424 1643 1459 4208 887 1263 1700 2406 1268 2395 4303
1372 1687 2447 3112 4308 1479 940 2452 1424 5162 2236 2614 2291 4282
1453 997 3211 1458 1804 1642 4690 4632 886 927 3157 3170 5149 508 2636
5188 1262 2754 2725 2394 832 6159 5159 1686 4302 4499 2446 3100 4742
20 4279 1478 4396 2285 2829 4453 1629 995 1639 2290 985 1343 6164 4661
1451 4683 2834 2256 1401 3210 4383 3155 2404 2391 2713 2723 1861 3332
4493 5147 2607 1922 926 1841 2673 4498 4441 765 6158 4451 2612 5158
3207 2827 981 2283 2505 879 1627 994 4278 3129 2365 1397 4659 2175
3149 1679 1638 1761 4682 1450 1584 4221 1368 1342 884 2709 1833 1859
25 2665 936 3154 2722 1260 4740 4491 4382 1684 2232 4300 5385 2390 2444
1476 1800 1437 1745 6402 5146 736 4337 4437 2501 2606 2481 4653 1247
4679 6217 4450 5281 1447 763 5635 979 3125 2336 2826 2632 1152 3206
6275 504 2282 1395 4658 2363 1626 1829 3147 4192 878 3649 3096 2661
4993 2174 2707 5143 4392 1737 4219 5265 1678 1858 5381 4271 4624 2269
30 4929 4329 924 953 3617 2823 5156 2473 6156 6193 973 4490 2499 2279
6213 4435 1435 4897 4276 1623 1389 1817 1636 2383 4651 2701 5634 3601
4678 2649 978 3123 1246 1340 762 1446 5257 3457 6274 1713 4409 1597
5217 4487 1827 1394 1733 2659 4380 3146 2362 2388 4881 5379 3393 4429
2706 6185 4325 2604 5142 4218 2469 949 2591 2267 3204 4270 4801 3117

3593 2822 759 2498 6211 1256 971 3361 2440 4296 3143 4434 5201 2278
876 1813 1434 2359 2172 1387 1505 1622 5253 863 1273 4650 1676 1360
1705 2417 2645 2699 2382 4637 4873 4215 3122 4769 4313 2457 4405 1826
1731 2224 1595 4486 2658 5378 6181 3345 1568 5135 1431 4676 4323 920
5 496 1244 1336 704 758 862 1444 872 2590 2266 1215 3088 2358 1615 1386
970 1620 2168 4268 2600 2276 947 2380 1594 1430 4376 2263 751 1240
4214 756 4160 860 1214 1672 967 1383 4255 1373 912 1614 941 1591 946
1269 4427 4647 2237 2588 2351 3142 509 2467 3115 2262 750 2356 2698
2208 6152 1328 1371 5140 1811 966 2820 1382 1423 2643 4254 480 939 831
10 889 4635 1267 4207 1428 1701 4403 2235 1730 1590 2453 4426 2695 4646
4212 4309 2466 507 2409 4322 2350 1805 5134 3114 4484 2617 1212 2637
4264 2376 1489 1810 1612 3101 1370 1261 2642 885 4423 2255 4397 1689
1422 1699 3140 938 1649 1266 4634 3111 830 856 2451 4402 2160 2405
4206 2260 6210 2234 4307 1481 748 2694 2613 5193 4368 3589 925 964
15 1803 1367 506 1380 1583 5251 2635 1232 735 4252 2584 6169 935 4869
4631 640 4753 1641 1685 2445 4281 3099 883 1259 3265 1341 1588 4644
6179 4395 2393 2231 4422 4301 2254 1698 3337 1457 5169 1151 1477 5132
503 2403 2348 5189 2450 3233 3110 3587 2335 4306 2611 4745 2945 923
1802 4705 5250 877 6165 2289 1366 4867 1420 2634 1582 2881 1637 734
20 1208 3217 934 1683 4545 828 4277 3333 4630 2692 4204 2443 5161 2173
882 1449 1608 2389 3098 6178 1258 4191 1339 1799 4394 2605 1312 4299
2230 1475 2849 4381 2631 5187 1245 4689 2402 1150 502 4513 4741 3586
1625 1677 744 2610 4420 3169 2334 3095 2281 1255 3209 4391 993 6163
448 4866 922 2252 761 875 4248 1359 2833 1635 3108 848 3331 4623 5157
25 1682 2753 4275 1445 2442 4497 2387 6157 2171 4681 5128 1338 1798 2576
1474 4190 4298 2603 1364 2223 919 5186 2344 2144 2361 1580 2630 1567
3153 4379 4739 932 1243 732 495 1393 4628 5145 977 2439 1621 3205 1675
4269 2721 1416 2825 1433 2277 824 1148 500 1200 2228 703 1254 1358
1335 874 494 2332 918 4200 728 1566 2222 702 871 1242 2248 861 2170
30 1334 757 1576 1252 3094 1356 1239 1144 2167 4390 4188 1634 859 816
2381 4295 870 911 492 2386 755 2602 4622 916 4274 1443 4240 1213 479
384 1674 1564 2589 2438 2220 1327 4378 700 1796 1619 2628 4217 2357
2328 1238 2599 3087 4159 2379 2166 1332 2207 749 858 2265 4294 2275
1429 4267 910 1184 1671 2112 1385 754 1593 1442 4375 3092 1613 1211

969 4388 2587 478 855 4213 868 6162 720 1618 1326 2355 5155 2261 2378
3330 1352 2598 4620 4657 3086 747 4158 829 1381 1427 4677 2206 1231
2274 4489 4184 2436 2159 4266 1589 945 1670 965 3145 639 6155 4449
4738 488 4253 4374 1611 2349 3203 1236 5141 2375 1210 2164 1136 4292
5 2705 2821 1421 4211 2586 1369 4263 4649 854 908 1560 2216 2354 1921
5154 696 2259 505 4433 3121 4485 4675 1379 937 1857 746 1207 1426 3141
827 800 1230 963 2233 1587 2583 476 733 2158 1265 4205 2657 6154 2697
1324 638 2320 1311 3202 4367 2596 5139 4251 1610 2253 2347 1825 2819
3084 2497 2374 4156 743 2204 4645 1668 4425 4210 1419 6151 1365 3113
10 847 1581 4262 447 4616 1149 4483 4372 2258 501 5133 1607 4674 933 1378
2641 3139 2465 1809 1206 962 826 4321 4633 2693 852 1257 1586 1729
2229 2582 4401 731 4203 881 5138 2818 4176 4366 1310 4250 2346 2333
2251 921 904 1228 4421 4643 742 823 2143 3109 2156 1418 6150 1363 636
472 688 446 256 846 1120 1320 1552 1199 1204 730 1147 822 2200 499 444
15 1308 740 632 844 727 1606 1198 1579 2372 2142 1146 1224 493 4152 2343
498 1415 931 701 464 2575 1357 815 1337 4247 4260 2152 2227 1143 2250
3080 726 1253 1362 820 2580 1578 2331 491 4202 917 672 383 873 1565
2342 930 1414 2247 699 2221 4189 1604 1333 1575 4364 1355 1241 1196
2574 4199 440 2140 2226 4246 814 1304 1251 1183 1142 2169 840 3138
20 4482 2633 2330 869 719 915 5131 490 2192 2691 1088 1801 2449 382 1563
4629 3097 477 1697 2219 2246 724 1331 2111 698 4187 4393 4305 624 1237
3107 2327 4642 1574 1354 909 4419 487 2609 857 4198 1250 2340 4239
1412 2629 2165 4144 2441 1182 1681 2401 1797 1135 867 695 1325 914
2690 5130 1351 718 2572 3093 4297 4244 4627 753 812 1562 4389 799 1140
25 475 1330 2218 2601 5127 4360 4186 6148 1235 2110 3106 2205 2385 1192
4418 1633 2326 907 1673 2136 853 2437 486 4621 380 2627 7169 1209 637
1473 1559 6657 2244 1795 4238 2163 4273 4377 6401 2215 866 4183 1572
1134 432 1229 694 4157 1323 1296 4293 6273 4196 3091 1350 745 4626
4387 1617 1441 1180 2597 798 2157 2377 474 6209 5126 1234 2319 1669
30 716 3085 2203 2435 906 2626 851 4619 5633 1794 4265 1205 1558 2273
2568 2162 825 635 5377 4373 2585 2108 471 2214 2324 687 445 6177 608
808 376 484 692 255 1132 796 1119 470 686 416 634 254 712 1176 1322 903
1227 2128 443 1309 1348 845 631 1118 1319 850 741 4182 1551 2318 463
4128 2202 2155 4236 1203 902 368 1226 468 821 4155 1128 1556 442 684

1307 843 729 2104 792 252 739 630 671 2199 1318 2212 1223 1197 576 439
1550 3090 462 4175 2154 1202 2595 1609 4291 2353 819 1116 1145 2141
4386 2373 725 4154 1667 1425 842 4180 1306 2316 2434 3083 738 2151 900
1168 497 2198 670 623 4618 2581 1195 1222 381 1585 813 4151 1087 839
5 4261 4371 1303 2257 2345 4232 1605 438 1417 5124 4174 1377 628 1316
2594 4290 1141 2371 4615 818 1666 4209 723 2139 680 1548 4365 489 248
3082 460 4249 697 2150 2191 1577 961 2249 2579 1361 622 1194 2096 784
717 379 811 4259 2341 3079 1181 1413 4370 5249 1603 838 4150 1086 352
1302 431 2196 1112 668 2370 1220 4201 1139 2573 4614 2312 5185 929
10 6161 722 1191 2138 2225 436 2329 485 4363 4172 4245 1573 693 1353 2190
2245 4865 2578 5153 1133 2135 4258 1411 2109 1295 1602 4143 2339 810
797 3585 378 3078 715 2148 1179 4737 473 1249 913 430 3329 1561 1544
6153 607 620 1138 4197 456 836 1329 2571 4148 1190 240 375 1084 664
428 606 807 374 1300 415 320 1104 483 691 616 714 795 1294 253 1178
15 1131 806 711 414 685 469 2134 367 482 2188 1080 2080 690 1175 604 224
1188 372 2107 633 794 251 424 656 1130 1571 2325 1349 467 2217 1117
4142 710 683 575 1410 2243 791 1292 2127 4362 366 2338 4168 4243 1127
804 441 4612 1174 905 1557 629 865 2106 461 412 1233 2132 1321 4359
250 2570 1570 4185 4237 1347 2213 2323 3076 466 2103 682 1115 2242
20 4195 2567 849 574 2184 669 247 2161 790 901 2126 4242 600 437 1167
1126 2317 1555 1225 708 627 2201 4140 5137 679 4127 1317 3201 4673
1072 459 4358 364 351 4181 1346 1172 1549 2211 4235 2322 3137 1288 841
621 1201 4194 1114 1305 2102 783 4641 6149 2566 2153 899 667 246 5129
1221 1554 4481 408 435 2817 1166 737 2315 192 626 3105 2197 1315 572
25 1111 678 788 1085 817 4126 458 2124 2689 1124 350 4179 2210 4234 4417
4153 4625 1547 429 4356 837 2095 377 1193 455 898 619 239 782 1301
6147 4136 2149 2625 666 3089 4231 5125 4173 592 360 721 1219 434 2564
2314 2100 1314 2195 244 1110 4385 809 1083 663 348 238 400 568 319 676
454 427 1164 1056 618 373 605 780 236 128 615 662 223 318 426 344 1103
30 413 2094 1082 452 835 371 1108 2120 603 423 1546 2311 1299 1189 614
655 222 2137 1079 1543 1218 2189 560 1160 713 365 4124 1137 1102 805
411 4178 1293 660 2147 1177 316 834 776 2194 370 602 422 4149 232 249
689 793 4230 2092 1298 1187 2079 2310 481 654 4171 2133 709 1542 1078
2187 599 1129 573 4617 363 803 2593 612 336 2146 410 1793 1291 220

3081 2433 1173 1100 1665 4147 191 681 465 5123 245 1186 407 789 6146
4289 4369 2078 4170 4120 1071 2369 420 2577 707 2131 2186 4228 2105
2308 312 4613 598 802 1601 349 1125 362 571 4141 652 1540 1290 3077
4167 1076 544 2088 2183 1171 2125 4257 359 4146 2337 1287 190 1113 457
5 677 5122 406 4361 243 787 625 1409 1569 2569 706 1165 591 1070 216
2130 4611 1096 2076 1123 2101 570 347 781 665 237 4139 433 4166 2241
3075 596 1170 2182 399 4241 2123 358 1345 2321 567 1286 648 786 242
675 453 1553 4112 4357 1109 304 590 188 2565 617 1163 404 1055 4610
1122 1068 346 4193 2099 4125 127 208 235 398 343 317 356 184 566 126
10 234 221 779 661 425 588 342 231 315 451 674 396 559 288 1054 613 564
1107 1162 219 778 1081 1284 124 2122 2072 335 659 421 2180 369 450
1064 230 1159 2093 775 314 601 4138 1101 2119 558 176 340 653 1313 409
2209 897 4164 584 3074 2098 1545 311 611 2313 1106 4135 218 392 1052
658 334 1077 419 4233 2563 189 1217 361 1158 774 4355 833 215 2091
15 2118 597 1099 120 1297 228 651 2193 543 4123 556 610 405 310 1541 2309
4134 2064 4177 418 2562 1075 4229 1185 332 2145 187 801 214 4354 2077
2090 1098 357 569 772 160 1156 303 1048 595 650 241 542 1289 4122 2116
1069 2185 403 1095 1539 2087 2307 647 308 345 705 589 207 1074 112 552
4119 4132 4169 186 397 4227 302 594 1169 212 355 183 125 328 206 233
20 402 540 182 565 341 287 123 96 646 300 395 587 354 204 1067 1094 785
175 229 2075 1285 563 1040 313 122 286 180 339 2086 2129 394 1538 673
586 217 536 644 1121 1066 2181 1053 119 557 2306 333 391 777 174 296
583 1092 1161 227 449 200 2074 1063 562 1283 4145 338 4118 64 309 284
2121 2071 2084 657 118 4165 4226 213 390 2179 159 1051 555 1105 582
25 331 773 6145 226 172 1062 528 1282 1157 609 417 2097 111 4111 307 5121
185 2070 4137 541 158 4116 116 554 1050 2178 280 211 330 388 2117 649
4163 580 771 301 1097 551 110 327 1047 168 1060 205 156 210 306 95 181
108 203 299 401 326 539 593 94 272 121 1155 550 179 353 152 645 770
1073 285 202 298 104 173 2063 538 1046 324 393 199 3073 2089 1154 295
30 63 178 92 1093 2068 4110 117 2115 585 4609 535 548 643 337 283 1039
4162 4133 171 2062 144 198 561 62 2561 294 1065 225 1044 389 534 1091
88 115 2114 642 2085 157 581 4121 282 4108 170 1038 4353 1537 109 196
60 527 279 114 167 107 80 155 56 292 166 329 93 209 106 387 154 305 103
278 151 48 553 164 532 91 325 201 386 579 271 102 61 177 526 150 276

1061 1090 297 90 323 87 32 549 2073 578 270 197 2060 143 100 2305 1049
1036 4131 59 148 2083 1281 524 169 537 1059 86 293 322 113 142 58 195
268 547 769 79 4117 281 55 4130 2069 4104 2082 2056 84 1045 1032 4225
1058 165 291 140 194 2177 520 78 533 105 54 546 1153 153 264 47 4115
5 277 641 290 2067 76 163 52 1043 136 46 101 531 4109 2061 385 149 1037
89 162 4114 72 2066 31 4161 275 525 1042 2113 44 99 1089 530 269 30 577
147 4107 274 85 2059 40 1035 98 57 141 523 28 321 146 267 4106 83 4129
4113 4105 4103 4102 4101 4100 4099 4098 4097 2081 2065 2058 2057 2055
2054 2053 2052 2051 2050 2049 1057 1041 1034 1033 1031 1030 1029 1028
10 1027 1026 1025 545 529 522 521 519 518 517 516 515 514 513 289 273 266
265 263 262 261 260 259 258 257 193 161 145 139 138 137 135 134 133 132
131 130 129 97 82 81 77 75 74 73 71 70 69 68 67 66 65 53 51 50 49 45 43 42
41 39 38 37 36 35 34 33 29 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12
11 10 9 8 7 6 5 4 3 2 1]

15

Listing B: Examples of generating size (length) 128, 256, 512, 1024, 2048, 4096, 8192 codeword (i.e., polar code permutation vector) from a size 64 permutation vector (i.e., permutation vector with 64 values):

```

5           Permutation_64 = [63 62 61 59 55 47 60 31 58 57 54 53 46 51 45 43
30 29 39 27 56 52 23 50 15 44 49 42 41 28 38 26 37 25 22 35 21 14 19 13 11
48 40 7 36 24 20 34 33 18 12 10 17 6 9 5 3 32 16 8 4 2 1 0]

       BitSequence_128 =[1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 0 1 1 0 1 1
10      0 1 1 1 1 0 1 1 1 1 0 1 1 1 0 1 0 0 1 1 0 1 0 0 1 0 0 0 1 1 1 0 1 0 1 0 1 1 1 0 1
0 0 1 0 0 1 1 0 0 0 0 1 1 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 1 1 0 0 1 0 0 0 0 1 0 0 1
0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0]

       BitSequence_RL_128 =[12, 1, 8, 1, 2, 1, 2, 1, 4, 1, 5, 1, 3, 1, 1, 2, 2, 1,
1, 2, 1, 3, 3, 1, 1, 1, 3, 1, 1, 2, 1, 2, 2, 4, 2, 1, 1, 3, 1, 3, 1, 6, 2, 2, 1, 4, 1,
2, 1, 9, 1, 7]

15      BitSequence_256 =[1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
1 1 1 1 1 0 1 1 0 1 1 1 0 1 1 1 1 0 1 1 1 1 1 1 0 1 0 1 1 1 0 0 0 0
1 0 0 0 1 1 1 1 0 1 1 1 1 1 1 0 1 1 1 1 1 0 1 0 0 1 1 1 1 1 0 0 0 1 1 0
0 1 1 0 0 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 1 1 1 0 0 1
1 0 0 0 0 0 1 1 0 1 1 0 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0
20      0 1 0 0 0 0 0 0 0 1 0 0 0 0 1 1 1 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 1
0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0]

       BitSequence_RL_256 =[17, 1, 14, 1, 2, 1, 3, 1, 4, 1, 5, 1, 7, 1, 1, 1,
3, 5, 1, 3, 5, 1, 8, 1, 6, 1, 1, 2, 7, 3, 2, 2, 2, 3, 2, 2, 1, 17, 7, 1, 3,
2, 2, 5, 3, 1, 2, 2, 6, 9, 2, 6, 2, 4, 1, 8, 1, 5, 3, 8, 1, 3, 1, 5, 1, 3,
25      1, 7, 1, 11]

       BitSequence_512 =[1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1
1 1 0 1 1 1 1 1 0 0 1 1 1 1 1 0 1 0 1 1 1 1 1 1 1 1 0 0 0 1 1 0 0 1 1 1 1 1 1
1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 0 0 0 1 1 1 0 1 0 1 1 1 1 1 1 0 1 0 1 1 1 0 1 1
30      1 0 0 0 0 0 1 1 1 0 0 0 0 0 1 1 1 0 1 1 1 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 0 0
1 1 1 1 0 0 0 1 1 1 1 1 1 1 1 0 1 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0
0 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 1 0 0 0 0 0 0 0 1 1 1 0 0
0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 0 0 0 1 1 1 1 0 0 1 0 0 1 0 0 0 1 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 0 1

```

```
10010000000000000000000000000000111001111100001000  
00100001100000000100000000000000000000000000000001  
111100001010000000001000000001000000001000000001000  
0100000000100000000000]  
5      BitSequence_RL_512 =[24, 1, 23, 1, 2, 1, 5, 1, 5, 1, 7, 1, 6, 2,  
6, 1, 1, 1, 9, 3, 2, 2, 13, 1, 9, 3, 3, 1, 1, 1, 7, 1, 1, 1, 3, 1, 3, 6, 3,  
6, 3, 1, 3, 8, 9, 2, 4, 4, 9, 1, 1, 5, 10, 9, 4, 1, 18, 3, 1, 8, 3, 7, 3, 3  
, 3, 7, 4, 2, 1, 2, 1, 4, 1, 19, 1, 2, 2, 9, 14, 1, 2, 2, 1, 20, 3, 2, 5, 4  
, 1, 5, 1, 4, 2, 9, 1, 22, 5, 4, 1, 1, 1, 9, 1, 8, 1, 8, 1, 4, 1, 8, 1, 12]  
10     BitSequence_1024 =[111111111111111111111111111111111111  
1111111111111101111111111111111111111111111111111  
101101101111011111111111110111111111111111111111  
111111111110111111001111011111111011101011  
1111110101011101111101011100110111111111111111  
15     1101111111111111111100111111000000111100  
011111111100011110111110000000111111111  
1110001111110000111111111111111111111111111111111  
110000110111111100000111111111111111111111111111  
1101111001111111000111100111111000000001110  
20     10000000000001111111001111100111010000000  
111010100000000111110001000000000000111111  
111111111100001110111000101111111111111111111  
10000000000000000111111101111111000000111  
1100111011111111000100011111100000000000001  
25     00000000000000000000000000000000000000000000  
00011000000111110000000111000000000111100  
100000000000000000000000000000000000000000111  
1111111111110000000100100010011111110000000000  
0010000000100000000000110000001101110011  
30     0100111100000000000000000000000000000000000000  
000000000001100000000000000000000000000000000000000  
000001000000000111100000000000000000000000000000000  
000000000000010000000000000000000000000000000000000  
001000001000000010000000000000000000000000000000000]
```

```

      BitSequence_RL_1024=[40, 1, 28, 1, 2, 1, 2, 1, 4, 1, 12, 1, 27
      , 1, 6, 2, 4, 1, 8, 1, 3, 1, 1, 1, 8, 1, 1, 1, 1, 1, 4, 1, 6, 1, 1, 1, 3, 2,
      2, 1, 11, 1, 19, 2, 6, 6, 4, 3, 10, 3, 4, 1, 5, 8, 13, 3, 7, 4, 20, 4, 3,
      4, 2, 1, 9, 6, 12, 2, 6, 1, 4, 2, 7, 3, 4, 2, 5, 8, 3, 1, 1, 12, 7, 2, 5, 2
      5, 3, 1, 1, 8, 3, 1, 1, 1, 8, 5, 3, 1, 12, 16, 5, 3, 1, 3, 4, 1, 1, 15,
      17, 7, 1, 7, 6, 5, 2, 3, 1, 9, 3, 1, 4, 5, 11, 1, 24, 9, 12, 2, 6, 6, 7, 3
      , 9, 4, 2, 1, 38, 16, 8, 1, 2, 1, 4, 1, 2, 6, 6, 1, 7, 1, 12, 2, 6, 3, 1, 3
      , 2, 2, 1, 1, 2, 4, 19, 6, 5, 2, 13, 2, 34, 1, 8, 4, 10, 3, 24, 1, 10, 1, 9
      , 1, 9, 1, 5, 1, 7, 1, 15]

10     BitSequence_2048=[1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
      1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
      1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
      0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
      1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
      15    0 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 0 0 0 1 1 1 1 1 1 0 1 1 0 0 1 1 1 1 1 1 1 1 1 1
      1 1 1 1 1 1 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
      1 1 1 1 1 1 1 0 1 1 1 0 1 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 0 0 1 1 1
      1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
      1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1
      20    1 1 1 1 1 1 0 0 0 1 1 1 1 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 0 1
      1 0 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 1 1
      1 1 1 0 0 0 1 0 0 1 1 1 1 1 1 1 1 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
      1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
      0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
      25    1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 1 0 1 1 1 1 1 1 0 0
      0 0 0 0 1 1 1 1 1 1 0 0 0 1 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0
      1 1 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 0 0 0 0 0 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1
      1 1 1 1 0 1 1 1 1 0 0 1 1 1 1 1 1 1 0 0 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 1
      1 1 1 1 1 0 0 0 0 0 0 1 1 1 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 1 1 1
      30    1 1 1 1 1 1 0 0 0 0 0 1 0 0 0 1 1 1 1 1 1 1 1 1 1 0 0 1 0 0 0 0 0 1 1
      1 0 0 0 1 1 1 1 1 1 1 0 1 1 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0
      0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 1 1 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
      1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
      1 1 1 1 1 1 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

```

```

0010110000000001111111100000000000000111
001100000000000000000000000000000000000000000
000000000000000011111111111111111111111111
111111100011100000000001111000000011111111
5 1000000000011110000000000011111111000000
000011111111111100000000111111111011
1110000000000010000000000000011111111111
1110000001000111001000001111000000000000
10000000000000000011111000000111111100
10 00001111111100000000000000000000000000011
00111100110000000000011000000000000000000
00001000000000011111111111100001111110
00000001000000000000000000000001111111111
10000000000000000000000000000000000000000
15 0111100110000000000000000000000000000000000
0000011110000000000000000001111110010000
0000000000000000000000000001111111000000000
00000000011111000000000000000000000000000
0111111100000000000000000000000000000000000
20 10000000000000000000000000000000000000000000
000000000011100000000000000000000000000000011
11000000000000000000000000010000000000000000000000
00000000000000000000000000010000000000000000000000
00001000000000000000000000000000000000000000000000
25 00000]
```

```

BitSequence_RL_2048 = [50, 1, 45, 1, 6, 1, 6, 1, 24, 1, 19, 1,
21, 3, 4, 1, 9, 1, 7, 2, 8, 3, 6, 1, 2, 2, 23, 2, 25, 1, 8, 1, 3, 1, 1, 4,
17, 1, 2, 2, 20, 6, 2, 1, 29, 4, 5, 3, 2, 1, 21, 3, 4, 1, 7, 9, 9, 1, 2, 1
, 13, 1, 4, 1, 11, 4, 9, 3, 1, 2, 10, 3, 22, 5, 6, 11, 4, 2, 11, 8, 17, 6,
30 9, 2, 22, 10, 1, 1, 7, 6, 6, 3, 2, 3, 21, 3, 2, 12, 10, 6, 1, 2, 13, 1, 4,
2, 1, 2, 7, 2, 1, 2, 12, 3, 6, 8, 3, 6, 14, 3, 10, 6, 1, 4, 13, 2, 1, 6, 3
, 3, 8, 1, 2, 12, 8, 12, 16, 3, 2, 16, 9, 6, 3, 7, 9, 4, 10, 1, 2, 14, 19,
2, 1, 1, 2, 9, 11, 13, 3, 2, 2, 54, 33, 3, 3, 11, 4, 7, 8, 10, 4, 12, 9,
10, 16, 9, 10, 1, 5, 11, 1, 16, 14, 6, 1, 3, 3, 2, 1, 6, 4, 13, 1, 19, 6,
```

```

6, 8, 6, 9, 27, 2, 2, 4, 2, 2, 12, 2, 23, 1, 10, 15, 4, 6, 9, 1, 21, 13,
24, 4, 14, 4, 2, 2, 38, 4, 18, 6, 3, 1, 31, 7, 18, 5, 29, 7, 16, 6, 5, 1,
3, 1, 2, 1, 51, 3, 27, 4, 21, 1, 11, 3, 24, 1, 14, 1, 10, 1, 8, 3, 32]

```

```

11111111111111111111111111111000111110000000
000000000000000000000001110111111111110000000
0000000000000000000000001111111111111100001
1110000111111111111111111111111111111111000
5 11111111111111111111111111111000111111111111111
10000000000000000000000000111111111111100000
00000000000000000000001111111111111111110010
000000000000000000000011111111111111111111111
11111100111111111111111110100000000001111
10 11000000111111111111000000111111111111110
0000000000000111111111111110000000111110
000001100011111111000000111111110111111
11111110000000000000000011000000000000000
000111111111111111111111111111111111111111
15 11111111111111111111111111111111100000000000110000000
001101111111011111001111110000000000010011
11111110000000000000001111110000000000000000
111111001111111111111111111111111111111100
0001111110000000000111111111111111111111111
20 1111111111111111111111111111111111111110000000
0000000000000000000000000000000000000000000000
00111111111100000000000111111111111111111111
01100000000111111111111111111111111111111111
000111111111111111111111111111111111111111111
25 0011111111111111111111111111111111111111110000000
00000000000000000001000000000000100000000000
000100111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111
1111110000001111000000000111111111111111111111
30 00000000000111111111111111111000000000001111110000000
000000000000000000011111111111111111111111111
11111111111111111111001111000000000001111111
1101111111111111111111111111111111111111111111
000111111111111111111111111111111111111111111

```

```

10000000000000000000000000000000000000000000000000000000010110000
00011111100000000000001111111111111000000
00000000111000000000000000000000000000000000
0000000011111111110000000011110000011000
5 000000000000000000000000000000000000000001111000
000111111110001000000000001111111111
11111111111000100000000000111110000000
00000000000000000000000000000000000000000000
00000000000000001111111111111100000000
10 000111100000000000000000000001000000111
10111111100000000000000000000000000000000000
00000000000000011111111111111111000000
00000000110000000000000000000010000000000000
000000111100000000011111111111000000111100
15 0000000000000000000000000000000000000000000000
00000110000000000000010000000000000111111
00000000000111110000000000000000000000000
0000000000000000111111111111100000000000000
0000000000000000000000000000000000000000000111
20 1000000000000000000000000000000000000001111000000000100
1000000000000000000000000000000000000000000001111
100000000000000000000000000000000000000000000010000000
00000000000000000000000000000000000000000000000000000011000
000011111110000000000000000000000000000000000000000
25 0000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000001
1111100000000000000000000000000000000000000000000000000
0000001000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000
30 0000000000000000000000000000000000000000000000000000000000000000
0001000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000]

```

```

      BitSequence_RL_4096=[77, 1, 59, 3, 34, 1, 26, 1, 54, 2, 8, 2,
21, 3, 10, 2, 23, 3, 23, 1, 2, 1, 3, 1, 3, 1, 61, 1, 10, 2, 34, 6, 19, 7,
36, 9, 9, 3, 48, 13, 25, 1, 17, 12, 25, 4, 46, 1, 36, 5, 12, 6, 7, 1, 24,
1, 5, 16, 38, 13, 3, 1, 3, 6, 3, 3, 14, 2, 13, 2, 27, 12, 3, 3, 6, 3, 3, 6
5   , 8, 3, 3, 2, 12, 1, 8, 1, 9, 2, 22, 3, 2, 6, 29, 5, 12, 10, 10, 5, 3, 2,
10, 6, 3, 2, 28, 3, 13, 2, 20, 7, 31, 3, 5, 25, 3, 1, 13, 28, 15, 4, 4, 4
, 32, 3, 23, 3, 17, 24, 13, 23, 19, 2, 1, 23, 26, 2, 18, 1, 1, 10, 6, 6,
12, 6, 15, 15, 15, 7, 5, 7, 2, 3, 8, 7, 7, 2, 14, 17, 2, 19, 32, 2, 24,
14, 2, 9, 2, 1, 8, 1, 4, 2, 5, 12, 1, 2, 8, 15, 5, 16, 5, 3, 32, 5, 5, 11,
10  38, 12, 8, 51, 11, 12, 6, 12, 2, 9, 14, 19, 28, 13, 18, 12, 4, 23, 1, 12
, 1, 15, 1, 2, 7, 12, 2, 1, 8, 3, 23, 20, 6, 7, 3, 10, 2, 27, 16, 32, 42,
3, 3, 12, 8, 1, 8, 34, 7, 21, 12, 33, 1, 1, 2, 7, 6, 13, 15, 13, 3, 39,
12, 8, 4, 5, 2, 38, 4, 7, 9, 3, 1, 12, 25, 3, 1, 12, 5, 66, 18, 12, 4, 25
, 1, 6, 4, 1, 7, 48, 21, 14, 2, 17, 1, 20, 4, 9, 10, 7, 4, 49, 2, 15, 1,
15  12, 7, 12, 5, 14, 1, 24, 13, 53, 5, 26, 4, 8, 1, 2, 1, 37, 5, 18, 5, 7, 1
, 44, 2, 10, 7, 49, 5, 42, 10, 8, 6, 8, 1, 34, 1, 7, 1, 52, 3, 30, 4, 25,
1, 12, 4, 33, 5, 64]

```

```

      BitSequence_8192=[1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
20  1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
15  1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
25  1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
30  1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
0

```

0 0 0 0 0 1 1 1 1 1 1 1 0 1
 1 0 0 0 0 1 1 1 1 0 0 0 1
 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 1 1 1
 1 0 1
 5 1
 1 1 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 1 1 1
 1
 1 1 1 1 1 1 0 0 0 1
 1 1 1 1 1 1 1 1 0 1
 10 1
 1 0 0 0 0 0 0 0 0 0 0
 0 0 0 1 1 1 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0
 0 0 0 0 0 0 0 1 1 1 1 1 1 0 1
 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1
 15 1
 1 1 1 0 0 0 0 1 1 1 1 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 1 1 1 1
 1
 1 0 1 1 1 1 1 1 1 1 1 1
 1 0 1
 20 1
 0 1 1 1 1 1 1 1 1 1
 1
 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 1 1 1 1 1 0
 1 1 1 1 1 1 1 1 1 0 1
 25 1
 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 0 1
 1 1 1 1 1 1 1 0 0 0 0 0 0 1
 1
 1 1 1 0 0 1 1 1 1 1 1 1 0 1 1
 30 1 1 1 1 0 1 0 0 0 1 1 1 1 1
 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1
 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
 0 0 0 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0
 0 0 0 0 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0

000000000000000001111111111111111111111111111111111
111
111
111
5 111
11
00000000000000000000000000000111111100111111111111111
111
000000111
10 000000000011001
11
000111
0000111
00000110111
15 1100011111111000000000000011111111111111111111111111110
1111000000001111111011011011111111111111111111111111111
111011111111111111100000000000001111111111111111111111111
11
000100000000000000000000000000000000001111111111111111111
20 11
11
000011
11
000000000111
25 000000011111110000001111111111111111111111111111111111100111
110110
0000000000000000000000000000111111111111111111111111111111
11
11
30 00111111111111110
00000000000111
0001100000000000000000000000111111111111111111111111111111
11
0000000111

00000000111100000000011111111111111111111111
11111111111100000111000000000000000000000000
0000000000111111111111111111111111000000011
100000000000000001111111100000000111111
5 10111111111111110000000000000000000000000000
0000000000011111111111111111111111111111111
111110000000001111111111111111111111111111111
000001111101111111100000000000000000000000000
00111
10 11111111001100000000000000000000000000000000
1111000010011100000000000000000000000000000000
000111111111000011111111111111111111111111111
1100
111111000
15 00000111111111111111111111111111111111111111
11100000111000011111111000000000011111110
000000000000011111111111111111111111111111111
00
00
20 0111
111
0000000000001111111111111111111111111111111111
111110000000000000111111111111111111111111111110
000
25 000
0000111
111
000
000
30 000
000
1111000
00111111111111110011000000000000000000000000000000
011111111111000110111111100000000000000000000000000

0001111111111
11111111000000000000000000000000111110011000000
00011111110000000000000000000000000000000000001111100
00001111000
5 0001111
1111111111111111111111000000000000000000000000000000000
0001111111110111111100000000000000000000000000000000000000
1111111111111111111100000000000000000000000000000000000000
00
10 00
00
00
111000
111100
15 11111111111111000001100000011111111111111111111111111
111111111100
1111011000
111100
1111111000
20 11111000
00
00011100
00
00
25 1000
00111
1111111000
0000000111111100
00
30 0000000011111100000111111100000000000000000000000000000000
00
00
00
00


```
0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0  
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
10 BitSequence_RL_8192 = [81, 1, 121, 2, 19, 1, 11, 2, 133, 7, 66,  
5, 73, 1, 1, 2, 19, 1, 26, 1, 60, 2, 16, 3, 23, 3, 17, 6, 8, 1, 29, 4, 4,  
3, 46, 2, 15, 2, 8, 1, 84, 12, 13, 11, 52, 3, 42, 1, 101, 18, 11, 2, 20,  
14, 6, 1, 44, 9, 5, 4, 46, 1, 5, 5, 4, 3, 18, 3, 74, 1, 16, 1, 73, 35, 64  
, 23, 2, 2, 6, 1, 14, 1, 81, 18, 9, 1, 13, 7, 71, 3, 10, 24, 6, 1, 24, 3,  
15 28, 9, 29, 19, 9, 3, 16, 1, 15, 12, 14, 1, 15, 24, 51, 1, 53, 1, 14, 27,  
20, 4, 14, 4, 24, 45, 6, 2, 20, 13, 10, 2, 2, 12, 31, 15, 29, 2, 28, 4, 1  
, 13, 29, 14, 33, 10, 2, 1, 17, 6, 13, 3, 8, 13, 15, 1, 4, 9, 7, 1, 2, 1,  
2, 1, 18, 1, 14, 15, 31, 1, 12, 10, 1, 29, 34, 5, 42, 16, 64, 25, 10, 30  
, 7, 6, 17, 2, 5, 1, 26, 4, 7, 26, 66, 3, 1, 62, 11, 12, 24, 10, 2, 17, 31  
20 , 20, 8, 10, 16, 5, 13, 9, 4, 9, 34, 6, 3, 31, 22, 7, 3, 17, 9, 9, 7, 1,  
16, 35, 36, 9, 17, 17, 5, 2, 10, 21, 29, 4, 15, 2, 2, 20, 14, 4, 1, 2, 3,  
31, 10, 4, 27, 19, 2, 6, 19, 31, 2, 9, 39, 5, 3, 5, 8, 9, 8, 14, 20, 94,  
64, 31, 35, 12, 24, 89, 80, 60, 22, 25, 12, 26, 27, 11, 2, 27, 17, 2, 2,  
9, 1, 10, 10, 3, 2, 1, 8, 49, 18, 19, 5, 2, 2, 10, 8, 23, 5, 7, 4, 52, 11  
25 , 8, 25, 24, 9, 1, 6, 12, 29, 37, 21, 29, 1, 30, 23, 38, 16, 32, 12, 10,  
2, 24, 16, 5, 3, 6, 23, 20, 1, 11, 4, 1, 2, 31, 8, 35, 10, 15, 25, 82, 3,  
18, 5, 40, 10, 17, 12, 15, 4, 43, 47, 31, 3, 9, 8, 38, 8, 31, 7, 5, 9,  
322, 81, 3, 1, 13, 24, 28, 3, 42, 3, 20, 1, 49, 20, 11, 4, 12, 1, 13, 4,  
1, 1, 27, 6, 84, 17, 1, 10, 29, 1, 29, 4, 7, 11, 6, 4, 129, 14, 30, 6,  
30 102, 13, 44, 12, 185, 16, 40, 1, 17, 7, 56, 5, 47, 17, 67, 1, 8, 1, 53,  
3, 33, 14, 148]
```

CLAIMS

What is claimed is:

1. An apparatus of a user equipment (UE), the apparatus comprising:
 - 5 memory; and
 - processing circuitry coupled to the memory, the processing circuitry configured to:
 - generate input vectors by adding zeros to a set of input bits;
 - generate a polar code permutation vector based on estimates of channel reliability of a transmission channel, the estimates determined using a pre-defined range of signal-to-noise ratios (SNRs) of the transmission channel;
 - apply the polar code permutation vector to the input vectors to obtain output permuted vectors; and
 - 15 polar code the output permuted vectors using a generator matrix, to generate an encoded information block for transmission to an evolved Node-B (eNB) via the transmission channel, wherein the polar code permutation vector indicates positions of the input bits within the output permuted vectors associated with a block error rate (BLER) below a threshold level.
2. The apparatus of claim 1, wherein to generate the polar code permutation vector, the processing circuitry is further configured to:
 - initialize the polar code permutation vector as an empty vector.
- 25 3. The apparatus of claim 2, wherein to generate the polar code permutation vector, the processing circuitry is further configured to:
 - iterate between a minimum SNR and a maximum SNR at a pre-determined SNR increment value, to generate the estimates of channel reliability,
 - 30 wherein each estimate of channel reliability is associated with one or more construction codes indicating output bit positions with the BLER below the threshold level.

4. The apparatus of claim 3, wherein to generate the polar code permutation vector, the processing circuitry is further configured to:

for SNR values between the minimum SNR and the maximum SNR, iterate with increments at the pre-determined SNR increment value:

- 5 for a particular one of the input vectors, select a corresponding channel reliability estimate of the estimates of channel reliability; and determine channel rates at which the one or more construction codes associated with the channel reliability estimate satisfy the BLER being below the threshold level.

10

5. The apparatus of claim 4, wherein to generate the polar code permutation vector, the processing circuitry is further configured to, during the iteration:

- select a construction code from the one or more construction codes, 15 associated with a highest channel rate among the determined channel rates; and

append new bit positions associated with the selected construction code to the polar code permutation vector.

- 20 6. The apparatus of claim 5, wherein to generate the polar code permutation vector, the processing circuitry is further configured to, during the iteration:

determine for the selected construction code and the highest channel rate, whether the new bit positions are a superset of a previous polar code 25 permutation vector generated during a previous iteration; and append the new bit positions to the polar code permutation vector upon determining that the new bit positions are a superset of the previous polar code permutation vector.

30

7. The apparatus of claim 6, wherein to generate the polar code permutation vector, the processing circuitry is further configured to, subsequent to the iteration:

5 determine whether a number of bit positions within the polar code permutation vector matches a number of inputs to the generator matrix; and upon determining one or more bit positions are missing, add the missing bit positions to the polar code permutation vector.

8. The apparatus of any of claims 1-7, wherein the generator matrix is of

10 a type $G_N = \begin{bmatrix} 1 & 0 \\ 1 & 1 \end{bmatrix}^{\otimes \log_2 N}$, where operation " \otimes " denotes a Kronecker power and N denotes a size of the output permuted vectors.

9. The apparatus of any of claims 1-7, wherein a number of the input vectors matches a number of bit positions within the polar code permutation 15 vector.

10. The apparatus of any of claims 1-7, wherein the processing circuitry is further configured to:

20 generate a second polar code permutation vector based on the estimates of channel reliability of a transmission channel, wherein the second polar code permutation vector is smaller than the polar code permutation vector.

11. The apparatus of claim 10, wherein the second polar code permutation vector is half the size of the polar code permutation vector.

12. The apparatus of claim 10, wherein the processing circuitry is further configured to:

generate a third polar code permutation vector using the second polar code permutation vector and a size of the second polar code permutation

5 vector;

generate a bit sequence of size equal to the size of the polar code permutation vector,

wherein a bit at a bit position in the bit sequence indicates whether a value at the bit position within the polar code permutation vector is the same
10 as a value at the bit position within the polar code permutation vector or a value at the bit position within the second polar code permutation vector.

13. The apparatus of claim 12, wherein the processing circuitry is further configured to:

15 encode the third polar code permutation vector and the bit sequence as a representation of the polar code permutation vector, for transmission to the eNB.

14. The apparatus of any of claims 1-7, further comprising:

20 a transceiver coupled to an antenna, the transceiver configured to transmit the encoded information block to the eNB.

15. An apparatus of an evolved Node B (eNB) configured to communicate with a user equipment (UE), the apparatus comprising:

memory; and

processing circuitry, the processing circuitry configured to:

5 acquire a bit sequence and a first polar code permutation vector from the memory;

generate using the bit sequence and the first polar code permutation vector, a second polar code permutation vector, the second polar code permutation vector having a number of bit positions that is a multiple of a number of bit positions within the first polar code 10 permutation vector;

apply the second polar code permutation vector to input vectors to obtain output permuted vectors; and

15 polar code the output permuted vectors using a generator matrix, to generate an encoded information block for transmission to the UE via a transmission channel.

16. The apparatus of claim 15, wherein the processing circuitry is further configured to:

20 generate a third polar code permutation vector using the first polar code permutation vector and the number of bit positions within the first polar code permutation vector.

17. The apparatus of claim 16, wherein the processing circuitry is further 25 configured to:

add the number of bit positions within the first polar code permutation vector to each vector value within the first polar code permutation vector to generate the third polar code permutation vector.

18. The apparatus of any of claims 16-17, wherein:
the bit sequence comprises a plurality of bits at a corresponding
plurality of bit positions; and
a bit at a bit position of the plurality of bit positions indicates whether a
5 value at the bit position within the second polar code permutation vector is
determined based on a value at the bit position within the first polar code
permutation vector or a value at the bit position within the third polar code
permutation vector.
- 10 19. A computer-readable storage medium that stores instructions for
execution by one or more processors of a user equipment (UE), the one or
more processors to configure the UE to:
generate input vectors by adding zeros to a set of input bits;
iterate between a minimum SNR and a maximum SNR at a pre-
15 determined SNR increment value, to generate estimates of channel reliability
of a transmission channel;
generate a polar code permutation vector based on estimates of channel
reliability of the transmission channel;
apply the polar code permutation vector to the input vectors to obtain
20 output permuted vectors; and
polar code the output permuted vectors using a generator matrix, to
generate an encoded information block for transmission to an evolved Node-B
(eNB) via the transmission channel,
wherein each estimate of channel reliability is associated with one or
25 more construction codes indicating output bit positions with the BLER below
the threshold level, and
wherein the polar code permutation vector indicates positions of the
input bits within the output vectors associated with a block error rate (BLER)
below a threshold level.
30
20. The computer-readable storage medium of claim 19, wherein to
generate the polar code permutation vector, the one or more processors further
configure the UE to:
initialize the polar code permutation vector as an empty vector.

21. The computer-readable storage medium of claim 20, wherein to generate the permutation vector, the one or more processors further configure the UE to:

5 select a construction code from the one or more construction codes, associated with a highest channel rate among the determined plurality of channel rates; and

append new bit positions associated with the selected construction code to the permutation vector.

10

22. The computer-readable storage medium of claim 21, wherein to generate the permutation vector, the one or more processors further configure the UE to:

15 determine for the selected construction code and the highest channel rate, whether the new bit positions are a superset of a previous polar code permutation vector generated during a previous iteration; and

append the new bit positions to the polar code permutation vector upon determining that the new bit positions are a superset of the previous permutation vector.

20

23. The computer-readable storage medium of claim 22, wherein to generate the permutation vector, the one or more processors further configure the UE to:

25 determine whether a number of bit positions within the polar code permutation vector matches a number of inputs to the generator matrix; and

upon determining the number of bit positions within the polar code permutation vector does not match a number of inputs to the generator matrix and one or more bit positions are missing, add the missing bit positions to the polar code permutation vector.

30

24. The computer-readable storage medium of any of claims 19-23,
wherein the one or more processors further configure the UE to:

generate a second polar code permutation vector based on the plurality
estimates of channel reliability of a transmission channel, wherein the second
5 polar code permutation vector comprises a number of values that is smaller
than a number of values within the polar code permutation vector.

25. The computer-readable storage medium of claim 24, wherein the one
or more processors further configure the UE to:

10 generate a third polar code permutation vector using the second polar
code permutation vector and the number of values within the second polar
code permutation vector.

1 / 7




FIG. 1




FIG. 2

2 / 7




FIG. 3

3 / 7




FIG. 4

4 / 7




FIG. 5




FIG. 6

6 / 7


700
↓

FIG. 7

7 / 7




FIG. 8

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US2016/063650

A. CLASSIFICATION OF SUBJECT MATTER**H04L 1/00(2006.01)i, H03M 13/00(2006.01)i, H03M 13/05(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
H04L 1/00; H03M 13/15; H03M 13/00; H03M 13/05

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
Korean utility models and applications for utility models
Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
eKOMPASS(KIPO internal) & keywords: polar code, polar code permutation vector, generator matrix, SNR, BLER

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	BO YUAN et al., `Low-Latency Successive-Cancellation List Decoders for Polar Codes With Multibit Decision`, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Volume: 23, Issue: 10, October 2015 See sections II-A – IV-E.	1-9, 14, 19-23
A		10-13, 15-18, 24-25
Y	HARISH VANGALA et al., `A Comparative Study of Polar Code Constructions for the AWGN Channel`, arXiv:1501.02473v1, 11 January 2015 See sections II-V.	1-9, 14, 19-23
Y	US 2016-0013810 A1 (THE ROYAL INSTITUTION FOR THE ADVANCEMENT OF LEARNING / MCGILL UNIVERSITY) 14 January 2016 See paragraph [0042].	8
Y	WO 2015-026148 A1 (LG ELECTRONICS INC.) 26 February 2015 See paragraphs [0279]-[0283], [0340].	14
A	US 2016-0013887 A1 (HUAWEI TECHNOLOGIES CO., LTD.) 14 January 2016 See paragraphs [0120]-[0163]; and figures 1-4.	1-25

Further documents are listed in the continuation of Box C.

See patent family annex.

* Special categories of cited documents:	
"A" document defining the general state of the art which is not considered to be of particular relevance	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"E" earlier application or patent but published on or after the international filing date	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"O" document referring to an oral disclosure, use, exhibition or other means	"&" document member of the same patent family
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search 08 March 2017 (08.03.2017)	Date of mailing of the international search report 08 March 2017 (08.03.2017)
Name and mailing address of the ISA/KR International Application Division Korean Intellectual Property Office 189 Cheongsa-ro, Seo-gu, Daejeon, 35208, Republic of Korea Facsimile No. +82-42-481-8578	Authorized officer KIM, Do Weon Telephone No. +82-42-481-5560

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2016/063650

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2016-0013810 A1	14/01/2016	None	
WO 2015-026148 A1	26/02/2015	US 2016-0182187 A1	23/06/2016
US 2016-0013887 A1	14/01/2016	CN 104079370 A KR 10-2015-0133254 A WO 2014-154162 A1	01/10/2014 27/11/2015 02/10/2014