



(51) International Patent Classification:
G06F 3/03 (2006.01)

(21) International Application Number:
PCT/US2014/062977

(22) International Filing Date:
29 October 2014 (29.10.2014)

(25) Filing Language: English

(26) Publication Language: English

(71) Applicant: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP [US/US]; 11445 Compaq Center Drive West, Houston, TX 77070 (US).

(72) Inventors: YANG, Jianhua; 1501 Page Mill Rd., Palo Alto, California 94304-1100 (US). HU, Miao; 1501 Page Mill Rd., Palo Alto, California 94304-1100 (US). STRACHAN, John Paul; 1501 Page Mill Rd., Palo Alto, California 94304-1100 (US). GE, Ning; 1501 Page Mill Rd., Palo Alto, California 94304-1100 (US).

(74) Agents: COLLINS, David W. et al.; Hewlett Packard Enterprise, 3404 E. Harmony Road, Mail Stop 79, Fort Collins, CO 80528 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

- as to the identity of the inventor (Rule 4.17(i))
- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))

[Continued on next page]

(54) Title: MEMRISTIVE DOT PRODUCT ENGINE FOR VECTOR PROCESSING




Fig. 4

(57) Abstract: A memristive dot-product system for vector processing is described. The memristive dot-product system includes a crossbar array having a number of memory elements. Each memory element includes a memristor. Each memory element includes a transistor. The system also includes a vector input register. The system also includes a vector output register.

WO 2016/068920 A1

Published:

— *with international search report (Art. 21(3))*

MEMRISTIVE DOT PRODUCT ENGINE FOR VECTOR PROCESSING

BACKGROUND

[0001] The need for fast and efficient vector-matrix processing techniques arises in many computing applications. For example, vector-matrix operations are utilized in data-compression, digital data processing, neural networks, encryption and optimization, to name a few.

BRIEF DESCRIPTION OF THE DRAWINGS

[0002] The accompanying drawings illustrate various examples of the principles described herein and are a part of the specification. The illustrated examples are merely examples and do not limit the scope of the claims.

[0003] FIG. 1 is a diagram of a computing system for determining a dot product, according to one example of the principles described herein.

[0004] FIGS. 2A, B and C are diagrams of a crossbar array having a memristive device positioned at each crosspoint or junction of the crossbar array to one example of the principles disclosed herein.

[0005] FIG. 3 is a diagram of a memristive dot-product engine according to one example of the principles disclosed herein.

[0006] FIG. 4 is a diagram of a memristive dot-product engine with transistors according to one example of the principles disclosed herein.

[0007] FIG. 5 is a graph of a series of resistance levels used to program a crossbar array according to values contained in an $N \times M$ array matrix according to one example of the principles disclosed herein.

[0008] FIG. 6 is a flowchart showing a method for vector processing using a memristive dot product engine having a crossbar array according to one example of the principles described herein.

DETAILED DESCRIPTION

[0009] The need for fast and efficient vector-matrix processing techniques arises in many computing applications. For example, vector-matrix operations are utilized in data-compression, digital data processing, neural networks, encryption and optimization, to name a few. A memristive crossbar array can be used to perform vector-matrix or dot product computations. For example, an input voltage signal from each row of the crossbar is weighted by the conductance of the resistive devices in each column and accumulated as the current output from each column. Ideally, if wire resistances can be ignored, the current vector, I , flowing out of the crossbar array will be approximately $I^T = V^T G$, where V is the input voltage vector and G is the conductance matrix, including contributions from each memristor in the memristive crossbar array.

[0010] The use of memristors at each junction or cross-point of the crossbar array enables programming the resistance (or conductance) at each such junction corresponding to the values of G , leading to use of the crossbar array as a dot product engine (DPE). Accuracy and power consumption are generally of concern in the design of dot product engines. The dot-product engines according to the principles described herein include memristive elements that include transistors. The transistors can reduce sneak path currents and provide higher precision in the programming of the conductance values G_{ij} , thereby leading to a DPE having improved accuracy and reduced power consumption.

[0011] Various examples of the principles disclosed herein are directed to crossbar-memory systems and their use in performing vector-matrix calculations. Memristor crossbar arrays implement matrices and can lead to substantial increases in performance in vector processing when compared to, e.g., graphics processing units or similar accelerators. The low operating

energy of memristors can also lead to substantial reductions in power consumption.

[0012] In the following description, for purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the present systems and methods. It will be apparent, however, to one skilled in the art that the present apparatus, systems, and methods may be practiced without these specific details. Reference in the specification to “an example” or similar language means that a particular feature, structure, or characteristic described in connection with that example is included as described, but may not be included in other examples.

[0013] Turning now to the figures, FIG. 1 is a diagram of a computing system (100) for determining a dot product, according to one example of the principles described herein. The computing system (100) may be implemented in an electronic device. Examples of electronic devices include servers, desktop computers, laptop computers, personal digital assistants (PDAs), mobile devices, smartphones, gaming systems, and tablets, among other electronic devices.

[0014] The computing system (100) may be utilized in any data processing scenario including, stand-alone hardware, mobile applications, through a computing network, or combinations thereof. Further, the computing system (100) may be used in a computing network, a public cloud network, a private cloud network, a hybrid cloud network, other forms of networks, or combinations thereof. In one example, the methods provided by the computing system (100) are provided as a service over a network by, for example, a third party. In this example, the service may include, for example, the following: a Software as a Service (SaaS) hosting a number of applications; a Platform as a Service (PaaS) hosting a computing platform including, for example, operating systems, hardware, and storage, among others; an Infrastructure as a Service (IaaS) hosting equipment such as, for example, servers, storage components, network, and components, among others; application program interface (API) as a service (APIaaS), other forms of network services, or combinations thereof. The present systems may be implemented on one or multiple hardware

platforms, in which the modules in the system can be executed on one or across multiple platforms. Such modules can run on various forms of cloud technologies and hybrid cloud technologies or offered as a SaaS (Software as a service) that can be implemented on or off the cloud. In another example, the methods provided by the computing system (100) are executed by a local administrator.

[0015] To achieve its desired functionality, the computing system (100) includes various hardware components. Among these hardware components may be a number of processors (101), a number of data storage devices (102), a number of peripheral device adapters (103), and a number of network adapters (104). These hardware components may be interconnected through the use of a number of busses and/or network connections. In one example, the processor (101), data storage device (102), peripheral device adapters (103), and a network adapter (104) may be communicatively coupled via a bus (105).

[0016] The processor (101) may include the hardware architecture to retrieve executable code from the data storage device (102) and execute the executable code. The executable code may, when executed by the processor (101), cause the processor (101) to implement at least the functionality of applying a number of first voltages to a corresponding number of row lines within a memristive cross-bar array to change the resistive values of a corresponding number of memristors located at junctions between the row lines and a number of column lines, the first voltages representing a corresponding number of values within a matrix, respectively. The executable code may, when executed by the processor (101), also cause the processor (101) to implement at least the functionality of applying a number of second voltages to a corresponding number of row lines within a memristive cross-bar array, the second voltages representing a corresponding number of vector values. The executable code may, when executed by the processor (101), further cause the processor (101) to implement at least the functionality of collecting the output currents from the column lines, the collected output currents representing the dot product. The functionality of the computing system (100) is in accordance to

the methods of the present specification described herein. In the course of executing code, the processor (101) may receive input from and provide output to a number of the remaining hardware units.

[0017] The data storage device (102) may store data such as executable program code that is executed by the processor (101) or other processing device. As will be discussed, the data storage device (102) may specifically store computer code representing a number of applications that the processor (101) executes to implement at least the functionality described herein.

[0018] The data storage device (102) may include various types of memory modules, including volatile and nonvolatile memory. For example, the data storage device (102) of the present example includes Random Access Memory (RAM) (106), Read Only Memory (ROM) (107), and Hard Disk Drive (HDD) memory (108). Many other types of memory may also be utilized, and the present specification contemplates the use of many varying type(s) of memory in the data storage device (102) as may suit a particular application of the principles described herein. In certain examples, different types of memory in the data storage device (102) may be used for different data storage needs. For example, in certain examples the processor (101) may boot from Read Only Memory (ROM) (107), maintain nonvolatile storage in the Hard Disk Drive (HDD) memory (108), and execute program code stored in Random Access Memory (RAM) (106).

[0019] The data storage device (102) may include a computer readable medium, a computer readable storage medium, or a non-transitory computer readable medium, among others. For example, the data storage device (102) may be, but not limited to, an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, or device, or any suitable combination of the foregoing. More specific examples of the computer readable storage medium may include, for example, the following: an electrical connection having a number of wires, a portable computer diskette, a hard disk, a random access memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM or Flash memory), a

portable compact disc read-only memory (CD-ROM), an optical storage device, a magnetic storage device, or any suitable combination of the foregoing. In the context of this document, a computer readable storage medium may be any tangible medium that can contain, or store computer usable program code for use by or in connection with an instruction execution system, apparatus, or device. In another example, a computer readable storage medium may be any non-transitory medium that can contain, or store a program for use by or in connection with an instruction execution system, apparatus, or device.

[0020] The hardware adapters (103, 104) in the computing system (100) enable the processor (101) to interface with various other hardware elements, external and internal to the computing system (100). For example, the peripheral device adapters (103) may provide an interface to input/output devices, such as, for example, display device (109), a mouse, or a keyboard. The peripheral device adapters (103) may also provide access to other external devices such as an external storage device, a number of network devices such as, for example, servers, switches, and routers, client devices, other types of computing devices, and combinations thereof.

[0021] The display device (109) may be provided to allow a user of the computing system (100) to interact with and implement the functionality of the computing system (100). The peripheral device adapters (103) may also create an interface between the processor (101) and the display device (109), a printer, or other media output devices. The network adapter (104) may provide an interface to other computing devices within, for example, a network, thereby enabling the transmission of data between the computing system (100) and other devices located within the network.

[0022] The computing system (100) may, when executed by the processor (101), display the number of graphical user interfaces (GUIs) on the display device (109) associated with the executable program code representing the number of applications stored on the data storage device (102). The GUIs may display, for example, interactive screenshots that allow a user to interact with the computing system (100) to input matrix and vector values in association with a transistor controlled dot product engine (DPE) memristive array (110) as

will be described in more detail below. Additionally, via making a number of interactive gestures on the GUIs of the display device (109), a user may obtain a dot product value based on the input data. Examples of display devices (109) include a computer screen, a laptop screen, a mobile device screen, a personal digital assistant (PDA) screen, and a tablet screen, among other display devices (106).

[0023] The computing system (100) may further include a transistor controlled DPE memristive array (110) having transistors incorporated into the memory elements. As will be described in more detail below, the transistor controlled DPE memristive array (110) includes a number of elements including a number of memristors that function together within an array to perform a weighted sum of multiple inputs. Transistors incorporated into the memory elements control the current levels flowing through the memristors. The transistor controlled DPE memristive array (110) may be used in a number of applications. For example, the transistor controlled DPE memristive array (110) may be used as a threshold logic gate (TLG) to perform a matrix product to compare the output with a threshold. Thus, the transistor controlled DPE memristive array (110) may be used as an accelerator in which the transistor controlled DPE memristive array (110) performs a number of functions faster than is possible in software running on a more general-purpose processing device. Although the transistor controlled DPE memristive array (110) is depicted as being a device internal to the computing system (100), in another example, the transistor controlled DPE memristive array (110) may be a peripheral device coupled to the computing system (100) or included within a peripheral device coupled to the computing system (100).

[0024] The computing system (100) further includes a number of modules used in the implementation of the systems and methods described herein. The various modules within the computing system (100) include executable program code that may be executed separately. In this example, the various modules may be stored as separate computer program products. In another example, the various modules within the computing system (100) may

be combined within a number of computer program products; each computer program product including a number of the modules.

[0025] The computing system (100) may include a dot product engine module (111) to, when executed by the processor (101), assist in the functionality of the transistor controlled DPE memristive array (110). The dot product engine module (111), for example, receives a number of input values defining a matrix to be processed in a dot product mathematical calculation. The dot product engine module (111) may send the input values to the transistor controlled DPE memristive array (110) as programming signals to a number of memristors within the transistor controlled DPE memristive array (110) to program the memristors. The dot product engine module (111) may also receive a vector input to be processed in connection with the matrix programmed into the memristors. The dot product engine module (111) may further obtain a value representing the dot product, and convey that value as data to the computing system (100) or another computing device for analysis or further processing.

[0026] FIGS. 2A, B and C illustrate a crossbar array (200) having a memristive device positioned at each crosspoint or junction of the crossbar array according to one example of the principles disclosed herein. In FIG. 2A, a first layer of approximately parallel electrodes (202) is overlain by a second layer of approximately parallel electrodes (204). For simplicity, one of the first layer of parallel electrodes (202) and one of the second layer of parallel electrodes (204) is indicated with a reference number. The second layer of electrodes (204) is roughly perpendicular, in orientation, to the electrodes (202) of the first layer, although the orientation angle between the layers may vary. The two layers of electrodes (202, 204) form a lattice, or crossbar, each electrode (204) of the second layer overlying the electrodes (202) of the first layer and coming into close contact with each electrode (202) of the first layer at electrode intersections that represent the closest contact between two electrodes (202, 204). Given the lattice orientation, the first layer of electrodes (202) may be described as columns, while the second layer of electrodes (204) may be described as rows. Although individual electrodes (202, 204) in FIG. 2A

are shown with rectangular cross sections, electrodes can also have square, circular, elliptical, or more complex cross sections. The electrodes may also have many different widths or diameters and aspect ratios or eccentricities. The term “crossbar” may refer to crossbars having a layer or layers of sub-microscale wires, microscale wires, or wires with larger dimensions, in addition to electrodes.

[0027] At electrode intersections, electronic components, such as resistors, and other electronic components, can be fabricated to interconnect two overlapping electrodes (202, 204). An electrode intersection connected by electronic components is sometimes called a “crossbar junction.” FIGS. 2B and 2C provide two different illustrations of a crossbar junction (210) that interconnects electrode columns (202) and rows (204) of two contiguous layers within a crossbar array. The crossbar junction (210) may or may not involve physical contact between the two electrodes (202, 204). As shown in FIG. 2B, the two electrodes (202, 204) are not in physical contact at their overlap point, but the gap between the electrodes (202, 204) is spanned by a memristive element (206) that lies between the two electrodes at their closest overlap point. FIG. 2C illustrates a schematic representation of the memristive element (206) and overlapping electrodes (202, 204) shown in FIG. 2B. The memristive element (206) is used to represent a memristor and any associated circuitry located at a crossbar junction throughout the remaining figures.

[0028] FIG. 3 illustrates a memristive dot-product engine (300) having a single vector of voltage inputs according to one example of the principles disclosed herein. The dot-product engine (300) includes a crossbar array (302) including N row electrodes (304) and M column electrodes (306). The crossbar junctions throughout the crossbar array (302) include a memristive element (308). The dot-product engine (300) includes a vector input register or vector input (310) for applying voltages to the row electrodes (304) and a vector output register or vector output (314) for receiving output voltages resulting from current flows in the column electrodes (306). The dot-product engine (300) also includes sense circuitry (316) for converting an electrical current in a column electrode (306) to a voltage. In an example of the principles described herein,

the sense circuitry (316) includes an operational amplifier (318) and a resistor (320), which can be arranged to represent a virtual ground for read operations.

[0029] The dot-product engine (300) may also include other peripheral circuitry associated with crossbar arrays (302) used as storage devices. For example, the vector input (310) may include drivers connected to the row electrodes (304). An address decoder can be used to select a row electrode (304) and activate a driver corresponding to the selected row electrode (304). The driver for a selected row electrode (304) can drive a corresponding row electrode (304) with different voltages corresponding to a vector-matrix multiplication or the process of setting resistance values within the memristive elements (308) of the crossbar array (302). Similar driver and decoder circuitry may be included for the column electrodes (306). Control circuitry may also be used to control application of voltages at the inputs and reading of voltages at the outputs of the dot-product engine (300). Digital to analog circuitry and analog to digital circuitry may be used at the vector inputs (310) and at the vector output (314). Input signals to the row electrodes (304) and column electrodes (306) can be either analog or digital. The peripheral circuitry above described can be fabricated using semiconductor processing techniques in the same integrated structure or semiconductor die as the crossbar array (302) in the above example. As described in further detail below, there are two main operations that occur during operation of the dot-product engine. The first operation is to program the memristors in the crossbar array so as to map the mathematic values in an $N \times M$ matrix to the array. In one example, only one memristor is programmed at a time during the programming operation. The second operation is the dot-product or matrix multiplication operation. In this operation, input voltages are applied and output voltages obtained, corresponding to the result of multiplying an $N \times M$ matrix by an $N \times 1$ vector. The input voltages are below the threshold of the programming voltages so the resistance values of the memristors in the array (302) are not changed during the matrix multiplication operation.

[0030] In one example of dot-product engine operation according to the principles described herein, vector and matrix multiplications may be

executed through the dot-product engine (300) by applying a set of voltages V^I (310) simultaneously along the rows (304) of the $N \times M$ crossbar array (302) and collecting the currents through the columns (306) and measuring the output voltage V^O (314). On each column, every input voltage (310) is weighted by the corresponding memristance ($1/G_{ij}$) and the weighted summation is reflected at the output voltage (314). Using Ohm's law, the relation between the input voltages (310) and output voltages (314) can be represented by a vector matrix multiplication of the form: $\{V^O\}^T = -\{V^I\}^T [G] R_S$, where G_{ij} is an $N \times M$ matrix determined by the conductance (inverse of resistance) of the crossbar array (302), R_S is the resistance value of the sense amplifiers and T denotes the transpose of the column vectors V^O and V^I . The negative sign follows from use of a negative feedback operational amplifier in the sense amplifiers. From the foregoing, it follows that the dot-product engine (300) can be utilized for vector processing and, more specifically, for multiplying a first vector of values $\{b_i\}^T$ by a matrix of values $[a_{ij}]$ to obtain a second vector of values $\{c_j\}^T$, where $i=1, N$ and $j=1, M$. The vector operation can be set forth in more detail as follows.

$$\begin{aligned} a_{11}b_1 + a_{21}b_2 + \dots + a_{N1}b_N &= c_1 \\ &\dots \\ a_{1M}b_1 + a_{2M}b_2 + \dots + a_{NM}b_N &= c_M. \end{aligned}$$

[0031] The vector processing or multiplication using the principles described herein generally starts by mapping a matrix of values $[a_{ij}]$ onto the crossbar array (302) or, stated otherwise, programming – e.g., writing – conductance values G_{ij} into the crossbar junctions of the array (302). With reference still to FIG. 3, in one example, each of the conductance values G_{ij} is set by sequentially imposing a voltage drop over each of the crossbar junctions (Fig. 2, 210). For example, the conductance value $G_{2,3}$ may be set by applying a voltage equal to V_{Row2} at the 2nd row of the crossbar array (302) and a voltage equal to V_{Col3} at the 3rd column of the array (302). Referring to FIG. 3, in one example, the voltage input, V_{Row2} , will be applied to the 2nd row at a location (330) occurring at the 2nd row electrode adjacent the $j=1$ column electrode. The

voltage input, V_{Col3} , will be applied to the 3rd column electrode adjacent either the $i=1$ or $i=N$ location. Note that when applying a voltage at a column electrode (306), the sense circuitry (316) for that electrode may be switched out and a voltage driver switched in. The voltage difference $V_{Row2} - V_{Col3}$ will generally determine the resulting conductance value $G_{2,3}$ based on the characteristics of the memristive element (308) located at the intersection. When following this approach, the unselected columns (306) and rows may be addressed according to one of several schemes, including, for example, floating all unselected columns (306) and rows (304) or grounding all unselected columns (306) and rows (304). Other schemes involve grounding columns (306) or grounding partial columns (306). Grounding all unselected columns (306) and rows (304) is beneficial in that the scheme helps to isolate the unselected columns (306) and rows (304) to minimize the sneak path currents to the selected output column (306). Following programming, operation of the dot-product engine (300) proceeds by applying the vector of input voltages (310) and reading the vector of output voltages (314).

[0032] In accordance with one example of the principles disclosed herein, the memristors used for the dot product engines (300) have a linear current-voltage relation. Linear current-voltage relations permit higher accuracy in the vector multiplication process. However, crossbar arrays (302) having linear memristors are prone to having large sneak path currents during programming of the array (302), particularly when the size of the crossbar array (302) is larger than a certain size, for instance, 32×32 . In such cases, the current running through a selected memristor may not be sufficient to program the memristor because most of the current runs through the sneak paths. Alternatively, the memristor may be programmed at an inaccurate value because of the sneak paths. To alleviate the sneak path currents in such instances, and especially when larger arrays are desired, an access device, such as a non-linear selector or transistor (e.g., a normally ON depletion mode transistor) may be incorporated within or utilized together with the memristive element (308) to minimize the sneak path currents in the array. More specifically, the memristive element (308) should be broadly interpreted to

include memristive devices including, for example, a memristor, a memristor and selector, or a memristor and transistor.

[0033] The dot-product engines according to the principles described herein include memristive elements that include transistors. The transistors can reduce the sneak path currents and provide higher precision in the programming of the conductance values G_{ij} . FIG. 4 illustrates an alternative crossbar array (402) used in a vector processor or dot-product engine (400) according to an example of the principles described herein. The dot-product engine (400) includes a crossbar array (402) including N row electrodes (404) and M column electrodes (406). The crossbar junctions throughout the crossbar array (402) include a memristive element (408). The memristive element (408), in one example, includes a memristor (430) and a transistor (432). In one example of the principles described herein, the transistor (432) is a depletion mode transistor, in the normally ON mode under zero electrical bias.

[0034] For memory applications, a common transistor, *e.g.*, an enhancement-mode transistor is used. According to the principles described herein, however, depletion-mode transistors are employed in various examples. For example, enhancement-mode metal-oxide semiconductor field-effect transistors (MOSFETs) are normally OFF where the gate–source voltage is biased to zero volts or ground, and can be turned on by pulling the gate voltage in the direction of the drain voltage; that is, toward the VDD supply rail, which is positive for an n-channel MOSFET (NMOS) logic and negative for p-channel MOSFET (PMOS) logic. In a depletion-mode MOSFET, the device is normally ON at zero gate–source voltage. Such devices are used as load "resistors" in logic circuits (in depletion-load NMOS logic, for example). For N-type depletion-mode devices, the threshold voltage may be about -3 V, so it may be turned OFF by pulling the gate 3 V negative (the drain, by comparison, is more positive than the source in NMOS). In a PMOS, the polarities are reversed. The transistors are only activated when programming the memristors to map the mathematic matrix, which is a much less frequent operation than the dot-product operation. Therefore, for the dot-product engine (400), the transistors (432) remain in their conducting state, *i.e.*, ON state without gate bias, which

can significantly reduce the total energy cost. Low resistance in the ON state of the transistors (432) is also beneficial. In general, the ON state resistance of the transistors (432) is lower than that of the memristors (430). When programming a selected memristor (430), all the access transistors (432) are turned OFF by gate biasing except for the transistors (432) in the column (406) with the selected memristor (430). The sneak path currents can thus be reduced.

[0035] Still referring to FIG. 4, the dot-product engine (400) includes a vector input register or vector input (410) for applying voltages to the row electrodes (404) and a vector output register or vector output (414) for receiving output voltages resulting from current flows in the column electrodes (406). The dot-product engine (400) also includes sense circuitry (416) for converting an electrical current in a column electrode (406) to a voltage. In one example, the sense circuitry (416) may include an operational amplifier (418) and a resistor (420) that can be arranged to provide a virtual ground circuit.

[0036] The dot-product engine (400) may also include other peripheral circuitry associated with crossbar arrays used as storage devices. For example, the vector input (410) may include drivers connected to the row electrodes (404). An address decoder can be used to select a row electrode (404) and activate a driver corresponding to the selected row electrode (404). The driver for a selected row electrode (404) may drive a corresponding row electrode (404) with different voltages corresponding to a vector-matrix multiplication or the process of setting resistance values within the memristive elements (408) of the crossbar array (402). Similar driver and decoder circuitry may be included at the vector output (414). Control circuitry may also be used to control application of voltages at the rows (404) and columns (406) and the reading of voltages at the outputs of the dot-product engine (400). Digital to analog and analog to digital circuitry may be used at both the vector inputs (410) and outputs (414). The peripheral circuitry above described can be fabricated using semiconductor processing techniques in the same integrated structure or semiconductor die as the crossbar array (402) in the above example.

[0037] Dot-product engines having transistors (432) in the crossbar array (402) permits the use of memristors (430) having linear voltage-current characteristics for storing the matrix of conductance values G_{ij} in the crossbar junctions of the array. With reference still to FIG. 4, in one example that includes use of normally ON transistors (432), each of the conductance values G_{ij} is set by sequentially imposing a voltage drop over each of the crossbar junctions (Fig. 2, 210), similar to that described above with reference to FIG. 3. For example, the conductance value $G_{2,3}$ may be set by applying a voltage equal to V_{Row2} at the 2nd row of the crossbar array (402) and a voltage equal to V_{Col3} at the 3rd column of the array (402). Note that when applying a voltage at a column electrode (406), the sense circuitry (416) for that electrode may be switched out and a voltage driver switched in. The voltage difference $V_{Row2} - V_{Col3}$ will generally determine the resulting conductance value $G_{2,3}$ based on the characteristics of the memristive element (408) located at the intersection. In order to isolate the memristive element (408) being programmed, according to one example, the gate voltage electrode, V_j^B , at each of the unselected columns is set to a non-zero bias which, for normally ON transistors (432), has the effect of turning OFF the current flow through the transistor (432). An input voltage, V_i^I , is then applied to the selected row electrode (404), while unselected row electrodes are grounded or allowed to float. In this manner of programming – *i.e.*, using transistors (432) coupled with linear memristors (430)– sneak path currents can be greatly reduced or even eliminated. During dot-product engine operations, no gate voltage is needed for any normally ON transistor (432). Only when the memristor array is being programmed to represent a new $N \times M$ matrix of values, are non-zero voltages applied to the transistor gates. However, the programming operation occurs much less frequently than the dot-product operation to the array; therefore, using normally ON transistors (432) can significantly lower the operation energy.

[0038] Referring now to FIG. 5, a graph illustrates an exemplar series of resistance levels (500) used to program a crossbar array (Fig. 4, 402) according to values contained in an $N \times M$ array matrix according to one example of the principles disclosed herein. The graph indicates 64 discrete levels of

resistance levels, R_{ij} ($G_{ij} = 1/R_{ij}$) that may be programmed into each memristor (Fig. 4, 430) of a crossbar array (Fig. 4, 402), including exemplar first, second and third resistance levels (502, 504, 506) as indicated in the graph. For example, one of the first, second and third resistance levels (502, 504, 506) could be programmed into the memristor (Fig. 4, 430) located at the 2nd row and 3rd column of the array (Fig. 4, 402). Responding to a voltage input of, for example, 0.4 volts, the current contribution of the memristor (Fig. 4, 430) to the output voltage would approximately equal 6, 4 or 2 mA, depending on which of the first, second and third resistance levels (502, 504, 506) was programmed into the memristor. Generally, higher values of resistance (lower values of conductance) correspond with lower values – e.g., lower numerical values – in the $N \times M$ array matrix G . In an example according to the principles described herein, Pt/TaO_x/Ta memristive devices are used to achieve discrete levels of resistance for use with dot-product engines. Further, by using different gate voltages at the transistors (Fig. 4, 432), different current levels are allowed for the memristor programming, resulting in different conductance levels of the memristors (Fig. 4, 430). This is one manner in which the conductance levels of the memristors (Fig. 4, 430) can be accurately controlled with the transistors (Fig. 4, 432) connected in series with the memristors (Fig. 4, 430).

[0039] Mapping of a matrix onto the memristor crossbar array (Fig. 4, 402) includes programming (writing) resistance values into the memristors (Fig. 4, 430) of the crossbar array (Fig. 4, 402) with high bit precision. The goal is to achieve high bit precision and repeatability during the programming of memristor resistance levels. The ability to attain a high number of bits depends broadly on two aspects: (i) the magnitude of the resistance swing achievable in the memristors (Fig. 4, 430) (e.g., the “OFF/ON ratio”) and (ii) the capability of attaining distinct and sharply distributed resistance levels during the programming operation. Success in the first aspect involves memristor materials engineering and development to increase the possible resistance swing. For the second aspect, two separate approaches are used. The first approach involves a circuit feedback operation, and the second involves a tunable current compliance controlled by a depletion mode transistor. These

two approaches can be utilized simultaneously as well. There are a number of feedback operations for improving programming accuracy. A simple example is a “write then verify” operation. In this case, pulses are applied until the memristive device reaches a desired resistance level, such as a minimum resistance during OFF-switching and a maximum resistance during ON-switching. Improved distributions are seen when any programming overshoot is compensated by then utilizing pulses of the opposite polarity, in this way setting a target resistance and error tolerance. These feedback approaches can lead to nearly arbitrarily high state accuracy, with the cost of increased programming time.

[0040] As for the second approach, for accurate bit precision during programming, current compliance with integrated transistors may be used. The added transistors add an area cost to the implementation, but allow higher bit precision, in addition to ultimately allowing for much larger array sizes (*e.g.* $>256 \times 256$) to be achieved since unselected bits can be turned OFF with this transistor (Fig. 4, 432). As an example, shown in FIG. 5, by simply using a current compliance imposed by a common semiconductor parameter analyzer, 64 resistance levels have been achieved from TaO_x memristors. With some device design to enlarge the resistance ratio and using integrated transistors with lower parasitics, more resistance levels and thus better bit precision may be achieved. A negligible energy cost may result during the dot-product operation if “normally ON” depletion mode transistors are utilized.

[0041] Referring now to FIG. 6, a method (600) for vector-processing using a memristive dot product engine (Fig. 4, 400) having a crossbar array (Fig. 4, 402) according to one example of the principles described herein is illustrated. According to certain examples, the method (600) may include providing (block 602) a crossbar array (Fig. 4, 402) of memristive storage devices. For example, the crossbar array (Fig. 4, 402) may include N row electrodes (Fig. 4, 404) and M column electrodes (Fig. 4, 406) to form a $N \times M$ grid of memory elements. The intersection of each row electrode (Fig. 4, 404) and column electrode (Fig. 4, 406) defines the memory element, which memory element includes a memristive storage device (Fig. 4, 430) and a transistor (Fig.

4, 432). The method (600) also includes providing (block 604) a vector input register (Fig. 4, 410) and vector output register (Fig. 4, 414). For example, a vector input register (Fig. 4, 410) supplies a voltage input to each of the N row electrodes (Fig. 4, 404). A vector output register (Fig. 4, 414) receives voltage outputs from each of the M column electrodes (Fig. 4, 404). The method (600) may further include setting (block 606) memristance values at the $N \times M$ memory locations within the crossbar array (Fig. 4, 402), the memristance values corresponding to row and column values of an $N \times M$ matrix. For example, programming voltages may be sequentially applied to the row and column electrodes (Fig. 4, 404, 406) corresponding to the crossbar junctions of the $N \times M$ memory locations within the array (Fig. 4, 402). Programming currents may be adjusted using the transistor (Fig. 4, 432) located at each memory element. The method (600) may further include setting (block 608) input voltages corresponding to values of an $N \times 1$ matrix. The input voltages represent the values of the $N \times 1$ matrix to be multiplied against the $N \times M$ matrix of values. The method (600) may further include applying (block 610) a voltage input to each of the N row electrodes (Fig. 4, 404). Finally, the method (600) may include determining (block 612) output voltages at the M voltage outputs (Fig. 4, 414). Each output voltage corresponds to a row and column multiplication of the $N \times M$ matrix and the $N \times 1$ vector. In some examples, determining (block 612) output voltages may include multiplication by a resistive network that includes the resistor (Fig. 4, 420). In one example, the voltage outputs may be determined using sense circuitry (Fig. 4, 416) that passes a current flowing through a column electrode (Fig. 4, 406) through a resistance, thereby allowing the voltage to be determined using Ohm's Law.

[0042] Aspects of the present system and method are described herein with reference to flowchart illustrations and/or block diagrams of methods, apparatus (systems) and computer program products according to examples of the principles described herein. Each block of the flowchart illustrations and block diagrams, and combinations of blocks in the flowchart illustrations and block diagrams, may be implemented by computer usable program code. The computer usable program code may be provided to a

processor of a general purpose computer, special purpose computer, or other programmable data processing apparatus to produce a machine, such that the computer usable program code, when executed via, for example, the processor (Fig. 1, 101) of the computing system (Fig. 1, 100) or other programmable data processing apparatus, implement the functions or acts specified in the flowchart and/or block diagram block or blocks. In one example, the computer usable program code may be embodied within a computer readable storage medium; the computer readable storage medium being part of the computer program product. In one example, the computer readable storage medium is a non-transitory computer readable medium.

[0043] The preceding description has been presented to illustrate and describe examples of the principles described. This description is not intended to be exhaustive or to limit these principles to any precise form disclosed. Many modifications and variations are possible in light of the above teaching.

CLAIMS

WHAT IS CLAIMED IS:

1. A memristive dot product system for vector processing, comprising:
 - a crossbar array having a number of memory elements, each memory element comprising a memristor and a transistor;
 - a vector input register; and
 - a vector output register.
2. The system of claim 1, in which the crossbar array comprises N rows, M columns and $N \times M$ memory elements.
3. The system of claim 2, in which the input register comprises N voltage inputs to the crossbar array and the output register receives M voltage outputs from the crossbar array.
4. The system of claim 2, in which the $N \times M$ memory elements correspond with values contained in an $N \times M$ matrix.
5. The system of claim 1, further comprising a normally ON depletion mode transistor at each memory element.
6. A memristive dot-product engine for vector processing, comprising:
 - a crossbar array comprising a number of memory locations, each memory location comprising a memory element to store information corresponding to a value contained in an $N \times M$ matrix and a transistor to control current flow through the memory element;
 - an input register comprising N voltage inputs, each voltage input corresponding to a value contained in a vector having N values; and
 - an output register comprising M voltage outputs.

7. The dot-product engine of claim 6, wherein the transistors are normally ON transistors.
8. The dot-product engine of claim 7, further comprising M bias voltage wires, in which a j^{th} wire ($j=1, M$) is connected to the gates of the normally ON transistors comprising a j^{th} column of memory locations.
9. The dot-product engine of claim 8, in which the normally ON transistors are depletion mode transistors.
10. The dot-product engine of claim 8, in which the memory elements comprising a j^{th} column of memory locations are linear memristors.
11. A method for vector-processing using a memristive dot product engine, comprising:
 - providing a crossbar array comprising M columns, N rows and $N \times M$ memory locations, each memory location comprising a memristor and a transistor, an input register comprising N voltage inputs, and an output register comprising M voltage outputs;
 - setting memristance values at the $N \times M$ memory locations within the crossbar array, the memristance values corresponding to row and column values of an $N \times M$ matrix, wherein the memristance value at memory location N_i, M_j is set by applying a programming voltage across the memristor at memory location N_i, M_j ;
 - setting input voltages at the N voltage inputs, the input voltages corresponding to values of an $N \times 1$ vector to be multiplied with the $N \times M$ matrix;
 - and
 - determining output voltages at the M voltage outputs, each output voltage corresponding to the current output at each of the M columns of the crossbar array; and
 - representing the $M \times 1$ vector result of the multiplication of the $N \times M$ matrix and the $N \times 1$ vector.

12. The method of claim 11, wherein the M voltage outputs are determined by passing current outputs at each of the M columns of the crossbar array through a resistance device.
13. The method of claim 11, wherein the series of steps of setting memristance values at the $N \times M$ memory locations within the crossbar array, setting input voltages at the N voltage inputs, and determining output voltages at the M voltage outputs is performed iteratively until a convergence criteria is satisfied.
14. The method of claim 11, wherein each memory element further comprises a transistor to switch on and off current flow through the memristor.
15. The method of claim 11, wherein the transistor at a memory location N_i, M_j is a normally ON depletion mode transistor.




Fig. 1




Fig. 2A




Fig. 2B




Fig. 2C




Fig. 3

517




Fig. 4

6/7




Fig. 5

600

717




Fig. 6

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US2014/062977**A. CLASSIFICATION OF SUBJECT MATTER****G06F 3/03(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

G06F 3/03; A61B 5/0476; H01L 27/105; G11C 11/21; H01L 21/77; G06F 12/00; H01L 27/04; H01L 21/8239

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models
Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & Keywords: memristive, memristor, transistor, crossbar, vector, matrix

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 2013-0028004 A1 (GREGORY STUART SNIDER) 31 January 2013 See paragraphs [0003], [0008], [0016], [0021]; claims 1, 10, 12; and figures 1-3.	1-7
A		8-15
Y	US 2014-0166957 A1 (HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.) 19 June 2014 See paragraphs [0010], [0044]-[0045]; and figure 7.	1-7
A	US 2013-0054886 A1 (KAMRAN ESHRAGHIAN et al.) 28 February 2013 See paragraphs [0051], [0057]; and figure 4.	1-15
A	US 2009-0163826 A1 (BLAISE LAURENT MOUTTET) 25 June 2009 See paragraph [0028]; and figure 3a.	1-15
A	WO 2013-162553 A1 (HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.) 31 October 2013 See paragraphs [0012], [0018]-[0019]; and figure 1A.	1-15

 Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family


Date of the actual completion of the international search

25 June 2015 (25.06.2015)

Date of mailing of the international search report

29 June 2015 (29.06.2015)

Name and mailing address of the ISA/KR


 International Application Division
 Korean Intellectual Property Office
 189 Cheongsa-ro, Seo-gu, Daejeon Metropolitan City, 302-701,
 Republic of Korea

Facsimile No. +82-42-472-7140

Authorized officer

AHN, Jeong Hwan

Telephone No. +82-42-481-8440



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2014/062977

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2013-0028004 A1	31/01/2013	US 8675391 B2 WO 2011-133139 A1	18/03/2014 27/10/2011
US 2014-0166957 A1	19/06/2014	US 8890106 B2	18/11/2014
US 2013-0054886 A1	28/02/2013	WO 2011-088526 A1	28/07/2011
US 2009-0163826 A1	25/06/2009	US 2007-0229111 A1 US 2007-0229112 A1 US 2007-0229121 A1 US 2007-0231972 A1 US 2007-0241942 A1 US 2007-0257704 A1 US 2008-0059688 A1 US 2008-0172385 A1 US 2008-0212382 A1 US 2008-0222342 A1 US 2008-0246116 A1 US 2008-0307151 A1 US 7302513 B2 US 7342413 B2 US 7378870 B2 US 7391235 B2 US 7447828 B2 US 7459933 B2 US 7564262 B2 US 7576565 B2 US 7609086 B2 US 7755424 B2 US 7902867 B2 US 8183554 B2	04/10/2007 04/10/2007 04/10/2007 04/10/2007 18/10/2007 08/11/2007 06/03/2008 17/07/2008 04/09/2008 11/09/2008 09/10/2008 11/12/2008 27/11/2007 11/03/2008 27/05/2008 24/06/2008 04/11/2008 02/12/2008 21/07/2009 18/08/2009 27/10/2009 13/07/2010 08/03/2011 22/05/2012
WO 2013-162553 A1	31/10/2013	CN 104254919 A EP 2842163 A1 KR 10-2015-0011793 A US 2015-0053909 A1	31/12/2014 04/03/2015 02/02/2015 26/02/2015