${\bf (19)}\ World\ Intellectual\ Property\ Organization$

International Bureau



) | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1

(43) International Publication Date 30 November 2006 (30.11.2006)

PCT

(10) International Publication Number WO 2006/127725 A1

- (51) International Patent Classification: *H01L 27/146* (2006.01)
- (21) International Application Number:

PCT/US2006/019954

- (22) International Filing Date: 24 May 2006 (24.05.2006)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:

11/135,517

24 May 2005 (24.05.2005) US

- (71) Applicant (for all designated States except US): MICRON TECHNOLOGY, INC. [US/US]; 8000 S. Federal Way, Boise, ID 83707-0006 (US).
- (72) Inventor; and
- (75) Inventor/Applicant (for US only): BRADY, Frederick, T. [US/US]; 839 E. Kingsford Drive, Meridian, ID 83642 (US).
- (74) Agent: D'AMICO, Thomas, J.; Dickstein Shapiro Morin & Oshinsky LLP, 2101 L Street NW, Washington, DC 20037-1526 (US).


- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: ISOLATION PROCESS AND STRUCTURE FOR CMOS IMAGERS



(57) Abstract: A barrier implanted region of a first conductivity type formed (199, 299) in lieu of an isolation region of a pixel sensor cell that provides physical and electrical isolation of photosensitive elements (100, 100a) of adjacent pixel sensor cells of a CMOS imager. The barrier implanted region comprises a first region (199) having a first width and a second region (299) having a second width greater than the first width, the second region (299) being located below the first region (199). The first region (199) is laterally spaced from doped regions (126, 126a) of a second conductivity type of adjacent photodiodes (100, 100a) of pixel sensor cells of a CMOS imager.



ISOLATION PROCESS AND STRUCTURE FOR CMOS IMAGERS

FIELD OF THE INVENTION

[0001] The present invention relates to the field of semiconductor devices and, in particular, to high quantum efficiency CMOS image sensors.

BACKGROUND OF THE INVENTION

- [0002] CMOS imagers are known in the art. A top-down view of a semiconductor wafer fragment of an exemplary CMOS sensor pixel four-transistor (4T) cell 10 is illustrated in Figure 1. As it will be described below, the CMOS sensor pixel cell 10 includes a photogenerated charge accumulating area 21 in an underlying portion of the substrate. This area 21 is formed as a pinned diode 11 (Figure 2). The pinned photodiode is termed "pinned" because the potential in the photodiode is pinned to a constant value when the photodiode is fully depleted. It should be understood, however, that the CMOS sensor pixel cell 10 may include a photogate or other image to charge converting device, in lieu of a pinned photodiode, as the initial accumulating area 21 for photo-generated charge.
- [0003] The CMOS image sensor 10 of Figure 1 has a transfer gate 30 for transferring photoelectric charges generated in the charge accumulating region 21 to a floating diffusion region (sensing node) 25. The floating diffusion region 25 is further connected to a gate 50 of a source follower transistor. The source follower transistor provides an output signal to a row select access transistor having gate 60 for selectively gating the output signal to terminal 32. A reset transistor

having gate 40 resets the floating diffusion region 25 from a supply voltage applied at a source/drain region between gates 40 and 50 to a specified charge level before each charge transfer from the charge accumulating region 21.

- [0004] A cross-sectional view of the exemplary CMOS image sensor 10 of Figure 1 taken along line 2-2' is illustrated in Figure 2. The charge accumulating region 21 is formed as a pinned photodiode 11 which has a photosensitive or p-n-p junction region formed by a p-type layer 24, an n-type region 26 and the p-type substrate 20. The pinned photodiode 11 includes two p-type regions 20, 24 so that the n-type photodiode region 26 is fully depleted at a pinning voltage. Impurity doped source/drain regions 22 (Figure 1), preferably having n-type conductivity, are provided on either side of the transistor gates 40, 50, 60. The floating diffusion region 25 adjacent the transfer gate 30 is also preferably n-type.
- [0005] Generally, in CMOS image sensors such as the CMOS image sensor cell 10 of Figures 1-2, incident light causes electrons to collect in region 26. A maximum output signal, which is produced by the source follower transistor having gate 50, is proportional to the number of electrons to be extracted from the region 26. The maximum output signal increases with increased electron capacitance or acceptability of the region 26 to acquire electrons. The electron capacity of pinned photodiodes typically depends on the doping level of the image sensor and the dopants implanted into the active layer.
- [0006] Figure 2 also illustrates trench isolation regions 15 formed in a substrate layer 20 in which the charge accumulating region 21 is formed. The substrate layer 20 may be an epitaxial layer provided over a silicon base layer. The trench isolation regions 15 are typically

formed using a conventional STI process or by using a Local Oxidation of Silicon (LOCOS) process. Trench isolation regions 15 provide a physical barrier between adjacent pixels and help isolate pixels optically and electrically from one another. For example, as shown in Figure 2, trench isolation region 15 provides surface electrical isolation of the pinned photodiode 11 of pixel region A from the photosensitive elements of adjacent pixel region B.

[0007] Another problem associated with the formation of the above-described trench isolation regions 15 is that, when ions are implanted in the substrate close to bottom 17 and edges or sidewalls 16 (Figure 2) of the trench, current leakage can occur at the junction between the active device regions and the trench. In addition, the dominant crystallographic planes along the bottom 17 and sidewalls 16 of the trench isolation regions 15 have a higher silicon density than the adjacent silicon substrate and, therefore, create a high density of trap sites along the trench bottom 17 and sidewalls 16. These trap sites are normally uncharged but become charged when electrons and holes become trapped in the trap sites. As a result of these trap sites formed along the bottom 17 and sidewalls 16 of the trench isolation regions 15, current generation near and along the trench bottom 17 and sidewalls 16 can be very high and can reduce the photogenerated charge otherwise available from light captured by the photodevice. Current generated from trap sites inside or near the photodiode depletion region also causes undesired dark current.

[0008] Minimizing dark current in the photodiode is important in CMOS image sensor fabrication. Dark current is generally attributed to leakage in the charge collection region 21 of the pinned photodiode 11, which is strongly dependent on the doping implantation conditions of the CMOS image sensor. In addition and as explained above,

defects and trap sites inside or near the photodiode depletion region strongly influence the magnitude of dark current generated. In sum, dark current is a result of current generated from trap sites inside or near the photodiode depletion region, surface leakage at silicon/surface interface; band-to-band tunneling induced carrier generation as a result of high fields in the depletion region; junction leakage coming from the lateral sidewall of the photodiode; and leakage from isolation corners, for example, stress induced and trap assisted tunneling.

- [0009] CMOS imagers also typically suffer from poor signal to noise ratios and poor dynamic range as a result of the inability to fully collect and store the electric charge collected in the region 26. Since the size of the pixel electrical signal is very small due to the collection of photons in the photo array, the signal to noise ratio and dynamic range of the pixel should be as high as possible.
- [0010] There is needed, therefore, an improved CMOS imager that exhibits reduced pixel spacing between adjacent pixel sensor cells, reduced cross-talk and blooming, as well as reduced dark current and increased photodiode capacitance. There is also needed an isolation region for a CMOS imager and that (i) has minimum width to increase the pixel fill factor (pixel density) while providing electrical and physical separation between photosensitive elements of adjacent pixels of the CMOS imager; (ii) prevents current generation or current leakage; and (iii) acts as a reflective barrier to electrons generated by light absorption in a photodiode back to the charge collection region of the photodiode of a pixel sensor cell.
- [0011] A method of fabricating active pixel photosensors exhibiting these improvements is also needed, as well as an isolation technique

that eliminates dark current and reduces cross-talk between adjacent pixel sensor cells of a CMOS imager.

BRIEF SUMMARY OF THE INVENTION

- [0012] In one aspect, the invention provides a barrier implanted region of a first conductivity type formed *in lieu* of an isolation region of a pixel sensor cell that provides physical and electrical isolation of photosensors of adjacent pixel sensor cells of a CMOS imager. The barrier implanted region comprises a first region having a first width and a second region located below the first region and having a second width greater than the first width. The first region is laterally spaced from doped regions of a second conductivity type of adjacent photodiodes of pixel sensor cells of a CMOS imager. The first region has a width of less than about 0.4 microns, preferably of less than about 0.2 microns, which provides minimum spacing between elements of adjacent pixel cells, such as between photosensors of adjacent pixel cells, and improves the pixel density of the CMOS imager.
- [0013] The second region of the barrier implanted region is located below and in contact with the first region and has a width greater than the first width, of about 0.6 to about 1.2 microns, more preferably of about 0.8 microns. The first and second regions of the barrier implanted region are formed by conducting a plurality of implants of the first conductivity type at different energies and doping levels below the substrate surface.
- [0014] In another aspect, the invention provides a method of forming a barrier implanted region below a substrate surface of a

CMOS imager and adjacent photosensors of pixel sensor cells. The barrier implanted region is formed by (i) conducting a first implant to form a first implanted region having a first width of less than about 0.4 microns, preferably of less than about 0.2 microns, below the substrate surface; and (ii) conducting a second implant to form a second implanted region below the first implanted region and having a second width of about 0.6 to about 1.2 microns, more preferably of about 0.8 microns.

[0015] These and other features and advantages of the invention will be more apparent from the following detailed description that is provided in connection with the accompanying drawings and illustrated exemplary embodiments of the invention.

BRIEF DESCRIPTION OF THE DRAWINGS

- [0016] Figure 1 is a top plan view of an exemplary conventional CMOS image sensor pixel.
- [0017] Figure 2 is a schematic cross-sectional view of the CMOS image sensor of Figure 1 taken along line 2-2'.
- [0018] Figure 3 is a schematic cross-sectional view of a CMOS image sensor pixel illustrating the fabrication of a barrier implanted region in accordance with the present invention and at an initial stage of processing.
- [0019] Figure 4 is a schematic cross-sectional view of the CMOS image sensor fragment of Figure 3 at a stage of processing subsequent to that shown in Figure 3 and in accordance with an embodiment of the present invention.

[0020] Figure 5 is a schematic cross-sectional view of the CMOS image sensor pixel of Figure 3 at a stage of processing subsequent to that shown in Figure 4.

- [0021] Figure 6 is a schematic cross-sectional view of the CMOS image sensor pixel of Figure 3 at a stage of processing subsequent to that shown in Figure 5.
- [0022] Figure 7 is a schematic cross-sectional view of the CMOS image sensor pixel of Figure 3 at a stage of processing subsequent to that shown in Figure 6.
- [0023] Figure 8 is a schematic cross-sectional view of the CMOS image sensor pixel of Figure 3 at a stage of processing subsequent to that shown in Figure 7.
- [0024] Figure 9 is a schematic cross-sectional view of the CMOS image sensor pixel of Figure 3 at a stage of processing subsequent to that shown in Figure 8.
- [0025] Figure 10 illustrates a schematic diagram of a computer processor system incorporating a CMOS image sensor fabricated according to the present invention.

DETAILED DESCRIPTION OF THE INVENTION

[0026] In the following detailed description, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration specific embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the

invention, and it is to be understood that other embodiments may be utilized, and that structural, logical and electrical changes may be made without departing from the spirit and scope of the present invention.

- [0027] The terms "wafer" and "substrate" are to be understood as a semiconductor-based material including silicon, silicon-on-insulator (SOI) or silicon-on-sapphire (SOS) technology, doped and undoped semiconductors, epitaxial layers of silicon supported by a base semiconductor foundation, and other semiconductor structures. Furthermore, when reference is made to a "wafer" or "substrate" in the following description, previous process steps may have been utilized to form regions or junctions in or over the base semiconductor structure or foundation. In addition, the semiconductor need not be silicon-based, but could be based on silicon-germanium, silicon-on-insulator, silicon-on-sapphire, germanium, or gallium arsenide, or other semiconductor materials.
- [0028] The term "pixel" refers to a picture element unit cell containing a photosensor and transistors for converting electromagnetic radiation to an electrical signal. For purposes of illustration, portions of representative pixels are illustrated in the figures and description herein and, typically, fabrication of all imager pixels in an imager will proceed simultaneously in a similar fashion.
- [0029] The term "minimally spaced" refers to the minimal distance between at least two adjacent pixels spaced from one another in accordance with the embodiments of the present invention. For purposes of the present invention, the term "minimally spaced" refers to a distance of less than about 0.4 microns, preferably of less than about 0.2 microns.

[0030] Referring now to the drawings, where like elements are designated by like reference numerals, Figures 3-9 illustrate exemplary embodiments of methods of forming barrier implanted region 200 located below the surface of substrate 110 and adjacent charge collection regions 126, 126a of photosensors formed as photodiodes 188, 188a, of adjacent four-transistor (4T) pixel sensor cells 100, 100a (Figure 9). As explained in detail below, the barrier implanted region 200 is formed by implanting dopants of a first conductivity type at different energies and/or dosages below the surface of p-type epitaxial (epi) layer 110a to form a first implanted region 199 having a first width, and a second implanted region 299 having a second width greater than the first width. The second implanted region 299 is located below the first implanted region and connects the first implanted region to the upper surface of P+ substrate 110b, providing therefore reduced cross-talk between adjacent pixels and reduced blooming.

- [0031] It should be noted that, although the invention will be described below in connection with use in a four-transistor (4T) pixel cell, the invention also has applicability to any CMOS imager including, for example, a three-transistor (3T) cell which differs from the 4T cell in the omission of a charge transfer transistor, and to pixel cells having more than four transistors.
- [0032] Figures 3-9 illustrate a substrate 110 along a cross-sectional view which is the same view as in Figure 2. For exemplary purposes, Figures 3-9 illustrate the substrate 110 as comprising an epitaxial layer supported by a base semiconductor. If a p+ epitaxial substrate layer is desired, a p-type epitaxial (epi) layer 110a (Figure 3) is formed over a highly doped P+ substrate 110b, as illustrated in Figure 3. The p-type epitaxial layer 110a may be formed to a thickness of about 2 microns to

about 12 microns, more preferably of about 2 microns to about 7 microns, and may have a dopant concentration in the range of about 1 $\times 10^{14}$ to about 5 $\times 10^{16}$ atoms per cm³, more preferably of about 5 $\times 10^{14}$ to about 5 $\times 10^{15}$ atoms per cm³. The P+ substrate 110b is a highly doped substrate with an electrical resistivity of about 0.001 Ω -cm to about 1 Ω -cm, more preferably of about 0.01 Ω -cm to about 0.1 Ω -cm.

[0033] Figure 3 also illustrates multi-layered transfer gate stacks 130, 130a formed over the p-type epitaxial layer 110a, each corresponding to first and second adjacent pixel regions A and B, respectively. The elements of the transfer gate stack 130 are similar to those of the transfer gate stack 130a and thus, for simplicity, a description of only the elements of the gate stack 130 is provided below.

[0034] The transfer gate stack 130 comprises a first gate oxide layer 131 of grown or deposited silicon oxide on the p-type epitaxial layer 110a, a conductive layer 132 of doped polysilicon or other suitable conductor material, and a second insulating layer 133, which may be formed of, for example, silicon oxide (silicon dioxide), nitride (silicon nitride), oxynitride (silicon oxynitride), ON (oxide-nitride), NO (nitride-oxide), or ONO (oxide-nitride-oxide). The first and second insulating layers 131, 133 and the conductive layer 132 may be formed by conventional deposition and etching methods, for example, blanket chemical vapor deposition (CVD) or plasma enhanced chemical vapor deposition (PECVD), followed by a patterned etch, among many others.

[0035] If desired, a silicide layer (not shown) may be also formed in the multi-layered gate stack 130, between the conductive layer 132 and

the second insulating layer 133. Advantageously, the gate structures of all other transistors in the imager circuit design may have this additionally formed silicide layer. This silicide layer may be titanium silicide, tungsten silicide, cobalt silicide, molybdenum silicide, or tantalum silicide. The silicide layer could also be a barrier layer/refractory metal such as TiN/W or WN_x/W or it could be entirely formed of WN_x .

[0036] Reference is now made to Figure 4. Subsequent to the formation of the gate stacks 130, 130a, a first photoresist layer 167 is formed over the structure of Figure 3 to a thickness of about 1,000 Angstroms to about 50,000 Angstroms. The first photoresist layer 167 is patterned to obtain a first opening 168 over an area 101 (Figure 4) of the p-type epitaxial layer 110a between the adjacent pixels where a first implanted region will be formed in accordance with an embodiment of the present invention. As illustrated in Figure 4, the first photoresist layer 167 is patterned so that, on one side of the first opening 168, the photoresist layer 167 extends by a distance "W₁/2" within each of the first and second pixel regions A and B. Preferably, the distance W₁ is of less than about 0.4 microns, more preferably less than about 0.2 microns, which represents the width W₁ of the first implanted region 199 (Figure 6).

[0037] Next, the structure of Figure 4 is subjected to a first dopant implantation 169 (Figure 5) with a dopant of the first conductivity type, which for exemplary purposes is p-type. This way, p-type ions are implanted through opening 168 and into area 101 of the p-type epitaxial layer 110a to form a first p-type well region 199 (or a first implanted region 199), as illustrated in Figure 6. The first p-type well region 199 extends below surface 111a of the p-type epitaxial layer 110a, and is located adjacent active areas A and B of the substrate 110

where two adjacent photodiodes are to be formed, as will be described below. The depth into the substrate 110, shown as thickness T_1 (Figure 6), of the first p-type well region 199 is of about 0.5 to about 2 microns, more preferably of about 1 micron.

- [0038] The dopant implantation 169 is conducted to implant p-type ions, such as boron or indium, into area 101 of the p-type epitaxial layer 110a to form the first p-type well region 199 (Figure 6). The ion implantation 169 may be conducted at an energy of 50 keV to about 1 MeV, more preferably of about 100 keV to about 500 keV. The implant dose in the first p-type well region 199 is within the range of about 5 x 10¹¹ to about 5 x 10¹³ atoms per cm², and is preferably within the range of about 1 x 10¹² to about 5 x 10¹² atoms per cm². If desired, multiple implants may be used to tailor the profile of the first p-type well region 199. In addition, the implant or the multiple implants forming the first p-type well region 199 may be angled or used in connection with at least one angled implant.
- [0039] Subsequent to the formation of the first p-type well region 199 shown in Figure 6, the first patterned photoresist 167 is removed by conventional techniques, such as oxygen plasma for example. The structure at this point is depicted in Figure 6.
- dopant of the first conductivity type, which for exemplary purposes is p-type, to implant ions in the area of the substrate directly beneath, and in contact with, the first p-type well region 199 and to form a second p-type well region 299, as illustrated in Figure 8. For this, a second photoresist layer 267 (Figure 7) having a thickness of about 13,000 Angstroms to about 100,000 Angstroms is formed over the structure of Figure 6 and patterned to obtain a second opening 268, as

shown in Figure 7. As illustrated in Figure 7, the second photoresist layer 267 is patterned so that, on one side of the second opening 268, the photoresist layer 267 extends by a distance " $W_2/2$ " within each of the first and second pixel regions A and B. Preferably, the distance W_2 is of about 0.6 to about 1.2 microns, more preferably of about 0.8 microns, and represents the upper width W_2 of the second implanted region 299 (Figure 8). As shown, the width W_2 of the opening 268 is wider than the width W_1 of the opening 168.

[0041] The second dopant implantation 269 is conducted to implant p-type ions, such as boron or indium, into area 102 of the ptype epitaxial layer 110a to form the second p-type well region 299 (Figure 8). The second dopant implantation 269 may be conducted by placing the substrate 110 in an ion implanter and implanting appropriate p-type dopant ions through the opening 268. The ion implantation 269 may be conducted at an energy of 50 keV to about 3 MeV, more preferably of about 200 keV to about 1.5 MeV. The implant dose in the second p-type well region 299 may be the same as or different from the implant dose in the first p-type well region 199. For exemplary purposes only, the implant dose in the second p-type well region 299 is within the range of about 5 x 10^{11} to about 5 x 10^{13} atoms per cm², and is preferably within the range of about 1×10^{12} to about 5 x 10¹² atoms per cm². If desired, multiple implants may be used to tailor the profile of the second p-type well region 299. In addition, the implant or the multiple implants forming the second ptype well region 299 may be angled or used in connection with at least one angled implant.

[0042] As illustrated in Figure 8 and according to an exemplary embodiment, the second p-type well region 299 has a trapezoidal cross-section with upper width W₂ of about 0.6 to about 1.2 microns,

more preferably of about 0.8 microns, and lower width W_3 of about 0.8 to about 1.4 microns, more preferably of about 1.0 micron. However, the invention also contemplates the second p-type well region 299 having other various cross-sectional shapes, for example a rectangular shape, among others. The depth into substrate 110 of the second p-type well region 299, indicated by thickness T_2 (Figure 8), is of about 1.5 to about 12 microns, more preferably of about 5 microns.

- [0043] Subsequent to the second dopant implantation 269 (Figure 7), the second photoresist layer 267 is removed by conventional techniques, such as oxygen plasma for example. The structure at this point is depicted in Figure 8.
- [0044] Referring now to Figure 9, elements of photodiodes 188, 188a of four-transistor (4T) pixel sensor cells 100, 100a are next formed adjacent the first and second p-type implant regions 199, 299 of the barrier implanted isolation region 200 of the present invention. Although the invention will be described below with reference to a photodiode as a photosensitive element, the invention is not limited to this exemplary embodiment and contemplates the formation of the implanted region 200 adjacent various photosensitive elements such as photoconductor and photogates, among others.
- [0045] According to an exemplary embodiment of the invention, each of the photodiodes 188, 188a is a p-n-p photodiode formed by regions 124, 124a, p-type epitaxial layer 110a, and regions 126, 126a, respectively. The n-type region 126, 126a (Figure 9) is formed by implanting dopants of a second conductivity type, which for exemplary purposes is n-type, in the area of the substrate directly beneath the active areas A and B of the adjacent pixel cells, and adjacent the barrier implanted region 200. As shown in Figure 9, the n-type region 126,

126a is spaced from the first p-type well region 199 by a distance "d₂" of about 10 to about 20 nm in the horizontal direction. Although Figure 9 illustrates the n-type region 126, 126a slightly spaced from the first p-type well region 199, the invention is not limited to this embodiment and also contemplates the formation of n-type region 126, 126a adjacent and touching the first p-type well region 199 in at least one side.

[0046] Further, although Figure 9 illustrates the n-type region 126, 126a slightly spaced from the second p-type well region 299 by a distance "d₁" of about 100 to about 500 nm, more preferably of about 300 nm, in the vertical direction, the invention also contemplates the embodiment according to which the second p-type well region 299 contacts the n-type region 126, 126a in at least one direction (for example, in the vertical direction) or in both vertical and horizontal directions.

photosensitive charge storage region 126, 126a forms a photosensitive charge storage region for collecting photogenerated electrons. Ion implantation may be conducted by placing the substrate 110 in an ion implanter, and implanting appropriate n-type dopant ions into the substrate 110 at an energy of 20 keV to 500 keV to form n-doped region 126, 126a. N-type dopants such as arsenic, antimony, or phosphorous may be employed. The dopant concentration in the n-doped region 126, 126a (Figure 9) is within the range of about 1 x 10¹⁵ to about 1 x 10¹⁸ atoms per cm³, and is preferably within the range of about 5 x 10¹⁶ to about 5 x 10¹⁷ atoms per cm³. If desired, multiple implants may be used to tailor the profile of the n-doped region 126, 126a. The implants forming region 126, 126a may also be angled implants, formed by angling the direction of implants toward the gate stack 130, 130a.

[0048] Another dopant implantation with a dopant of the first conductivity type, which for exemplary purposes is p-type, is conducted so that p-type ions are implanted into the area of the substrate over the implanted n-type region 126, 126a and between the transfer gate 130, 130a and the barrier implanted region 200, to form a p-type pinned surface layer 124, 124a of the now completed photodiode 188, 188a (Figure 9).

- [0049] The p-type pinned surface layer 124, 124a is also formed by conducting a dopant implantation with a dopant of the first conductivity type, which for exemplary purposes is p-type, so that p-type ions are implanted into the area of the substrate over the implanted n-type region 126, 126a and between the transfer gate 130, 130a and the barrier implanted region 200.
- [0050] Figure 9 also illustrates n-type floating diffusion region 129, 129a located adjacent the multi-layered gate stack 130, 130a and opposite the n-type doped region 126, 126a of the p-n-p photodiode 188, 188a. This way, the multi-layered transfer gate stack 130, 130a transfers charge accumulated in the charge collection region 126, 126a of the photodiode 188, 188a to the floating diffusion region 129, 129.
- adjacent the n-type region 126, 126a acts as a reflective barrier to electrons generated by light in the n-doped regions 126, 126a of the p-n-p photodiodes 188, 188a. When light radiation in the form of photons strikes the photosite regions 126, 126a, photo-energy is converted to electrons which are stored in the n-doped region 126, 126a. The absorption of light creates electron-hole pairs. For the case of an n-doped photosite in a p-well or a p-type epitaxial layer, it is the electrons that are stored. For the case of a p-doped photosite in an n-

well, it is the holes that are stored. Thus, in the exemplary embodiment described above having n-channel devices formed in the p-type epitaxial layer 110a, the carriers stored in the n-doped photosite region 126, 126a are electrons. The barrier implanted isolation region 200 acts to reduce carrier loss to the substrate 110 by forming a concentration gradient that modifies the band diagram and serves to reflect electrons back towards the n-doped photosite region 126, 126a, thereby reducing cross-talk between adjacent pixel sensor cells.

- [0052] In addition to providing a reflective barrier to electrons generated by light in the charge collection region, the barrier implanted isolation region 200 provides photosensor-to-photosensor isolation, for example, isolation of the p-n-p photodiode 188 from an adjacent photodiode (such as adjacent p-n-p photodiode 188a) located on the other side of the barrier implanted region 200.
- [0053] In addition to providing a barrier region and photosensor-to-photosensor isolation, the barrier implanted isolation region 200 also eliminates the formation of shallow trench isolation regions and, therefore, the formation of trap sites along the bottom of such shallow trench isolation regions. As a result of eliminating the formation of these trap sites along the bottom of the trench isolation regions, dark current generation and leakage is decreased. The barrier implanted region 200 also "hooks-up" the p-type epitaxial layer 110a to the P+ substrate 110b to minimize cross-talk, and allows for improved pixel scaling.
- [0054] The remaining devices of the pixel sensor cell 100, 100a, including the reset transistor, the source follower transistor and row select transistor shown in Figure 1 as associated with respective gates 40, 50 and 60 and source/drain regions on either sides of the gates.

are also formed by well-known methods. Conventional processing steps may be also employed to form contacts and wiring to connect gate lines and other connections in the pixel cell 100, 100a. For example, the entire surface may be covered with a passivation layer of, e.g., silicon dioxide, BSG, PSG, or BPSG, which is CMP planarized and etched to provide contact holes, which are then metallized to provide contacts to the reset gate, transfer gate and other pixel gate structures, as needed. Conventional multiple layers of conductors and insulators to other circuit structures may also be used to interconnect the structures of the pixel sensor cell.

[0055] A typical processor based system 600, which has a connected CMOS imager 642 having pixels constructed according to the invention is illustrated in Figure 10. A processor based system is exemplary of a system having digital circuits which could include CMOS image sensors. Without being limiting, such a system could include a computer system, camera system, scanner, machine vision, vehicle navigation, video phone, surveillance system, auto focus system, star tracker system, motion detection system, image stabilization system and data compression system for high-definition television, all of which can utilize the present invention.

[0056] A processor based system, such as a computer system, for example generally comprises a central processing unit (CPU) 644, for example, a microprocessor, that communicates with an input/output (I/O) device 646 over a bus 652. The CMOS image sensor 642 also communicates with the system over bus 652. The computer system 600 also includes random access memory (RAM) 648, and, in the case of a computer system may include peripheral devices such as a floppy disk drive 654, and a compact disk (CD) ROM drive 656 or a flash memory card 657 which also communicate with CPU 644 over the bus

652. It may also be desirable to integrate the processor 654, CMOS image sensor 642 and memory 648 on a single IC chip.

[0057] Although the above embodiments have been described with reference to the formation of photosensors as p-n-p photodiodes of adjacent pixel cells, such as the p-n-p photodiode 188, 188a (Figure 9) having n-type charge collection regions 126, 126a formed adjacent ptype barrier implanted region 200, it must be understood that the invention is not limited to this embodiment. Accordingly, the invention has equal applicability to other photosensors including n-p-n photodiodes comprising p-type charge collection regions formed adjacent an n-type barrier implanted region, photogates and other types of photosensors. Of course, the dopant and conductivity type of all structures will change accordingly, with the transfer gate corresponding to a PMOS transistor. Further, although the embodiments of the present invention have been described above with reference to a p-n-p photodiode, the invention also has applicability to n-p or p-n photodiodes.

[0058] In addition and as noted above, although the invention has been described with reference to the formation of only one barrier implanted isolation region 200 isolating charge collection regions of photosensitive elements of adjacent pixel sensor cells, the invention also contemplates the formation of a multitude of such barrier implanted regions located at various locations on the substrate to isolate pixels. Further, although the invention has been described above with reference to a transfer gate of a transfer transistor connection for use in a four-transistor (4T) pixel cell, the invention also has applicability to a five-transistor (5T) pixel cell, a six-transistor (6T) pixel cell, or a three-transistor (3T) cell, among others.

[0059] The above description and drawings are only to be considered illustrative of exemplary embodiments, which achieve the features and advantages of the invention. Modification and substitutions to specific process conditions and structures can be made without departing from the spirit and scope of the invention.

Accordingly, the invention is not to be considered as being limited by the foregoing description and drawings, but is only limited by the scope of the appended claims.

CLAIMS

1. A pixel structure comprising:

a substrate;

an isolation region of a first conductivity type located below a surface of said substrate, said implanted region comprising at least two implanted isolation regions having different widths; and

at least one photosensor having a charge collection region of a second conductivity type formed adjacent said implanted isolation region.

- 2. The pixel structure of claim 1, wherein said photosensor is a photodiode.
- 3. The pixel structure of claim 1, wherein said photosensor is a photoconductor.
- 4. The pixel structure of claim 1, wherein said photosensor is a photogate.
- 5. The pixel structure of claim 1, wherein said pixel comprises two photosensors, each disposed on opposite sides of said implanted region and adjacent said implanted region.
- 6. The pixel structure of claim 1, wherein said substrate further comprises a doped epitaxial layer over a substrate layer, and wherein said implanted region is provided within said doped epitaxial layer.

7. The pixel structure of claim 6, wherein said implanted region comprises a first implanted isolation region located below an upper surface of said doped epitaxial layer, said first implanted isolation region having a first width, and a second implanted isolation region located below and in contact with said first implanted isolation region, said second implanted isolation region having a second width greater than the first width.

- 8. The pixel structure of claim 7, wherein said first width is less than about 0.4 microns.
- 9. The pixel structure of claim 8, wherein said first width is less than about 0.2 microns.
- 10. The pixel structure of claim 7, wherein said second width is about 0.6 to about 1.2 microns.
- 11. The pixel structure of claim 10, wherein said second width is about 0.8 microns.
- 12. The pixel structure of claim 7, wherein said first implanted isolation region has a thickness of about 0.5 to about 2.0 microns.
- 13. The pixel structure of claim 12, wherein said first implanted isolation region has a thickness of about 1 micron.

14. The pixel structure of claim 7, wherein said second implanted isolation region has a thickness of about 1.5 to about 12.0 microns.

- 15. The pixel structure of claim 14, wherein said second implanted isolation region has a thickness of about 5 microns.
- 16. The pixel structure of claim 7, wherein said second implanted isolation region has a trapezoidal cross-section.
- 17. The pixel structure of claim 7, wherein said first implanted isolation region is doped with a p-type dopant at a dopant concentration of from about 5×10^{11} to about 5×10^{13} atoms per cm².
- 18. The pixel structure of claim 17, wherein said first implanted isolation region is doped with a p-type dopant at a dopant concentration of about 1×10^{12} to about 5×10^{12} atoms per cm².
- 19. The pixel structure of claim 7, wherein said second implanted isolation region is doped with a p-type dopant at a dopant concentration of from about 5×10^{11} to about 5×10^{13} atoms per cm².
- 20. The pixel structure of claim 19, wherein said second implanted isolation region is doped with a p-type dopant at

a dopant concentration of about 1 x 10^{12} to about 5 x 10^{12} atoms per cm².

- 21. The pixel structure of claim 1, wherein said implanted isolation region is located within a p-type epitaxial layer formed over a P+ substrate.
- 22. The pixel structure of claim 21, wherein said p-type epitaxial layer is formed to a thickness of about 2 to about 12 microns.
- 23. The pixel structure of claim 22, wherein said p-type epitaxial layer is formed to a thickness of about 2 to about 7 microns.
- 24. The pixel structure of claim 1, wherein said first conductivity type is p-type and said second conductivity type is n-type.
- 25. The pixel structure of claim 1, wherein said first conductivity type is n-type and said second conductivity type is p-type.
- 26. The pixel structure of claim 1, wherein said photosensor is a p-n-p photodiode.
- 27. A pixel structure comprising:

a substrate;

an implanted region of a first conductivity type located below a surface of said substrate; and

a first and second photosensors formed adjacent said implanted region and on opposite sides of said implanted region, said first photosensor being spaced from said second photosensor by less than about 0.4 microns.

- 28. The pixel structure of claim 27, wherein said first photosensor is spaced from said second photosensor by less than about 0.2 microns.
- 29. The pixel structure of claim 27, wherein said implanted region comprises at least two implanted isolation regions having different widths, said at least two implanted isolation regions being located one below the other and in contact with each other.
- 30. An isolation structure formed in a substrate for isolating a first pixel sensor cell from an adjacent second pixel sensor cell, said isolation structure comprising:

a first implanted region of a first conductivity type extending below an upper surface of a substrate, said first conductivity type being complementary to a second conductivity type first and second charge collection regions corresponding to said first and second pixel sensor cells, respectively, said first implanted region having a first width; and

a second implanted region located below and in contact with said first implanted region, said second implanted region having a second width greater than the first width.

- 31. The isolation structure of claim 30, wherein said first width is less than about 0.4 microns.
- 32. The isolation structure of claim 30, wherein said second width is about 0.6 to 1.2 microns.
- 33. The isolation structure of claim 30, wherein said first implanted region has a thickness of about 0.5 to about 2.0 microns.
- 34. The isolation structure of claim 30, wherein said second implanted region has a thickness of about 1.5 to about 12.0 microns.
- 35. The isolation structure of claim 34, wherein said doped epitaxial layer is formed to a thickness of about 2 to about 12 microns.
- 36. The isolation structure of claim 34, wherein said doped epitaxial layer is formed to a thickness of about 2 to about 7 microns.
- 37. An imaging device, comprising:
- a first photosensor of a first pixel cell, said first photosensor comprising a first doped layer of a first conductivity type formed in a

substrate, and a first charge collection region formed below said first doped layer for accumulating photo-generated charge, said charge collection region being of a second conductivity type;

a second photosensor of a second pixel cell, said second photosensor comprising a second doped layer of said first conductivity type formed in said substrate, and a second charge collection region formed below said second doped layer for accumulating photo-generated charge, said charge collection region being of said second conductivity type; and

a barrier implanted region of said first conductivity type located adjacent both said first and second photosensors for providing isolation of said first photosensor from said second photosensor, said barrier implanted region comprising at least two different isolation regions having different widths.

- 38. The imaging device of claim 37, wherein said barrier implanted isolation region comprises a first isolation region having a first width of less than about 0.2 microns, and a second isolation region located below and in contact with said first isolation region and having a second width of about 0.8 microns.
- 39. The imaging device of claim 38, wherein each of said first and second isolation regions is doped with a p-type dopant

at a dopant concentration of from about 5 x 10^{11} to about 5 x 10^{13} atoms per cm².

- 40. The imaging device of claim 39, wherein each of said first and second isolation regions is doped with a p-type dopant at a dopant concentration of from about 1×10^{12} to about 5×10^{12} atoms per cm².
- 41. The imaging device of claim 38, wherein each of said first and second charge collection regions is adjacent a respective gate of a transfer transistor formed over said substrate, said transfer gate transferring charge accumulated in respective first and second charge collection regions to a respective first and second doped region of said second conductivity type.
- 42. A CMOS image sensor comprising:
- a p-type epitaxial layer provided over a P+ substrate;
- a p-type barrier implanted isolation region formed within said ptype epitaxial layer; and
- a first pixel adjacent said p-type barrier implanted region and comprising a first photosensor, and a second pixel adjacent said p-type barrier implanted region and comprising a second photosensor, wherein said first photosensor is spaced from said second photosensor by less than about 0.2 microns.

43. The CMOS image sensor of claim 42, wherein said p-type barrier implanted region comprises a first p-type well region having a first width and a second p-type well region located below and in contact with said first p-type well region, said second p-type well region having a second width which is greater than the first width.

- 44. The CMOS image sensor of claim 43, wherein said first p-type well region is in contact with an upper surface of said p-type epitaxial layer, and said second p-type well region is in contact with an upper surface of said P+ substrate.
- 45. The CMOS image sensor of claim 44, wherein said first p-type well region has a thickness of about 0.5 to about 2.0 microns.
- 46. The CMOS image sensor of claim 45, wherein said second p-type well region has a thickness of about 1.5 to about 12.0 microns.
- 47. A CMOS imager system comprising:
- (i) a processor; and
- (ii) a CMOS imaging device coupled to said processor, said CMOS imaging device comprising:

an implanted region of a first conductivity type formed in a substrate, said implanted region comprising at least two implanted isolation regions having different widths; and

at least two pixels adjacent said implanted region, each of said pixels comprising a photodiode adjacent a gate of a transfer transistor, each of said photodiodes further comprising a pinned layer of said first conductivity type, and a doped region of a second conductivity type located below said pinned layer, said doped region being adjacent said implanted region.

- 48. The system of claim 47, wherein each of said photodiodes is a p-n-p photodiode.
- 49. The system of claim 47, wherein said at least two implanted isolation regions comprise a first implanted isolation region having a width less than about 0.2 microns and a second implanted isolation located below and in contact with said first implanted region.
- 50. The system of claim 47, wherein said at least two pixels are spaced from one another by less than about 0.2 microns.
- 51. A method of forming pixel sensor cells, said method comprising:

providing a first doped layer of a first conductivity type in a substrate;

forming at least one barrier implanted isolation region in said doped layer to isolate said pixel sensor cells, said barrier implanted isolation region comprising a first well region of a first width and a second

well region of a second width greater than the first width, the second well region being located below and in contact with the first well region;

forming at least two charge collection regions of a second conductivity type in said first doped layer, said charge collection regions being adjacent said barrier implanted isolation region; and

forming at least two second doped layers of said first conductivity type in said substrate above each of said charge collection regions.

- 52. The method of claim 51, wherein said first doped layer is a p-type epitaxial layer.
- 53. The method of claim 51, wherein said first well region is formed to a width of less than about 0.4 microns.
- 54. The method of claim 53, wherein said first well region is formed to a width of less than about 0.2 microns.
- 55. The method of claim 51, wherein said second well region is formed to a width of about 0.6 to about 1.2 microns.
- 56. The method of claim 55, wherein said second well region is formed to a width of about 0.8 microns.
- 57. The method of claim 51, wherein said first well region is formed to a thickness of about 0.5 to about 2 microns.
- 58. The method of claim 57, wherein said first well region is formed to a thickness of about 1 micron.
- 59. The method of claim 51, wherein said second well region is formed to a thickness of about 1.5 to about 12.0 microns.

60. The method of claim 59, wherein said second well region is formed to a thickness of about 5 microns.

- 61. The method of claim 51, wherein said first well region is doped with a p-type dopant at a dopant concentration of from about 5×10^{11} to about 5×10^{13} atoms per cm².
- 62. The method of claim 61, wherein said first well region is doped with a p-type dopant at a dopant concentration of about 1×10^{12} to about 5×10^{12} atoms per cm².
- 63. The method of claim 51, wherein said second well region is doped with a p-type dopant at a dopant concentration of from about 5×10^{11} to about 5×10^{13} atoms per cm².
- 64. The method of claim 63, wherein said second well region is doped with a dopant at a dopant concentration of about 1 x 10^{12} to about 5 x 10^{12} atoms per cm².
- 65. The method of claim 51, wherein pixel sensor cells are spaced from each other by less than 0.4 microns.
- 66. The method of claim 65, wherein pixel sensor cells are spaced from each other by less than 0.2 microns.
- 67. A method of forming minimally spaced pixel cells of an imaging device, said method comprising:

forming an implanted region below a surface of a p-type epitaxial layer by implanting p-type ions within said p-type epitaxial layer, said implanting region being formed of a first p-type well region having a first

width and a second p-type well region having a second width greater than the first width; and

providing at least two n-type doped regions of photosensitive elements of at least two pixel cells below said surface of said p-type epitaxial layer and adjacent said implanted region.

- 68. The method of claim 67, wherein said p-type epitaxial layer is formed over a P+ substrate layer.
- 69. The method of claim 68, wherein said first p-type well region is formed below said surface of said p-type epitaxial layer, and wherein said second p-type well region is formed below and in contact with said first p-type well region and in contact with an upper surface of said P+ substrate layer.
- 70. The method of claim 67, wherein said first p-type well region is formed to a width of less than about 0.4 microns.
- 71. The method of claim 67, wherein said second p-type well region is formed to a width of about 0.6 to about 1.2 microns.
- 72. The method of claim 67, wherein said first p-type well region is formed to a thickness of about 0.5 to about 2 microns.
- 73. The method of claim 67, wherein said second p-type well region is formed to a thickness of about 1.5 to about 12.0 microns.

74. A method of forming an isolation structure for isolating pixel sensor cells, said method comprising:

providing an epitaxial layer over a doped substrate, said epitaxial layer being doped with dopants of a first conductivity type;

conducting a plurality of implants with dopants of said first conductivity type in said epitaxial layer to form an implanted isolation region having a at least a first doped isolation region and a second doped isolation region located below and in contact with said first doped isolation region, said second doped isolation region having a second width greater than a first width of said first doped isolation region; and

forming doped regions of photosensors of a second conductivity type in said epitaxial layer, said photosensors being adjacent said implanted region.

- 75. The method of claim 74, wherein a lower portion of said second doped isolation region contacts an upper surface of said doped substrate.
- 76. The method of claim 74, wherein said first doped isolation region is formed to a width of less than about 0.4 microns.
- 77. The method of claim 74, wherein said first doped isolation region is formed to a width of less than about 0.2 microns.




FIG. 1




FIG. 2




FIG. 3





FIG. 4



130 T-\$
B

130a

111a

110a

110b

110

FIG. 6




FIG. 7




FIG. 8





FIG. 9



INTERNATIONAL SEARCH REPORT

International application No
PCT/US2006/019954

A. CLASSI INV.	FICATION OF SUBJECT MATTER H01L27/146	1		
	o International Patent Classification (IPC) or to both national classific	eation and IPC		
	SEARCHED cumentation searched (classification system followed by classificat	ion symbols)		
H01L	cumentation searcied (dassincation system followed by dassincat	on symbols)		
•				
Documental	tion searched other than minimum documentation to the extent that	such documents are included in the fields se	arched	
Electronic d	ata base consulted during the international search (name of data ba	ase and, where practical, search terms used)		
EPO-In	ternal, WPI Data, PAJ			
C. DOCUMI	ENTS CONSIDERED TO BE RELEVANT			
Calegory*	Citation of document, with indication, where appropriate, of the re	elevant passages	Relevant to claim No.	
Y	US 2005/035382 A1 (SHINOHARA MAH 17 February 2005 (2005-02-17) paragraphs [0104], [0105], [01 [0111] - [0115], [0117] figure 5		1-7, 12-14, 16-19, 21-25, 30, 33-37, 51,52, 57-59, 61-63, 67-69, 72-75 26,47,48	
X Furt	her documents are listed in the continuation of Box C.	X See patent family annex.		
* Special c	ategories of cited documents:	*T* later document published after the Inter	mational filing date	
	ent defining the general state of the art which is not	or priority date and not in conflict with colted to understand the principle or the	the application but	
ľ	lered to be of particular relevance document but published on or after the international	invention "X" document of particular relevance; the cl		
filing d	tate ant which may throw doubts on priority claim(s) or	cannot be considered novel or cannot involve an inventive step when the doc	be considered to	
which	is cited to establish the publication date of another n or other special reason (as specified)	"Y" document of particular relevance; the cleannot be considered to involve an inv	aimed invention	
"O" docume	ent referring to an oral disclosure, use, exhibition or means	document is combined with one or mo ments, such combination being obvious	re other such docu-	
"P" docume	ent published prior to the international filing date but	in the art.	•	
later than the priority date claimed Date of the actual completion of the international search		*&* document member of the same patent family Date of mailing of the international search report		
2	8 September 2006	06/10/2006		
Name and r	mailing address of the ISA/	Authorized officer		
	European Patent Office, P.B. 5818 Palentlaan 2 NL – 2280 HV Rijswijk			
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016		Markmann, Markus		

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2006/019954

ategory*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Ρ,Χ	US 2006/065896 A1 (ABE HIDESHI ET AL) 30 March 2006 (2006-03-30) paragraphs [0043] - [0046], [0051], [0052], [0057] - [0070], [0075] - [0077]; figure 1	1–77
Y	US 6 218 691 B1 (CHUNG IN SOOL ET AL) 17 April 2001 (2001-04-17) column 1, lines 40-49; figure 2	26,47,48
A	WO 00/21280 A (CALIFORNIA INSTITUTE OF TECHNOLOGY) 13 April 2000 (2000-04-13) page 7, line 3	4
A	US 2004/235215 A1 (KOMORI HIROFUMI) 25 November 2004 (2004-11-25) paragraphs [0080] - [0087], [0094]; figure 11a	1–77
A	US 2002/121655 A1 (ZHENG XINYU ET AL) 5 September 2002 (2002-09-05) paragraph [0035]; figure 3	1-77

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No PCT/US2006/019954

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
US 2005035382	A1	17-02-2005	NONE		
US 2006065896	A1	30-03-2006	JP	2006093319 A	06-04-2006
US 6218691	B1	17-04-2001	NONE		
WO 0021280	Α	13-04-2000	NONE		
US 2004235215	A1	25-11-2004	JP	2005012161 A	13-01-2005
US 2002121655	A1	05-09-2002	US	6380572 B1	30-04-2002