

US011011424B2

### (54) HYBRID WAFER DICING APPROACH (56) References Cited USING A SPATIALLY MULTI-FOCUSED LASER BEAM LASER SCRIBING PROCESS AND PLASMA ETCH PROCESS

- (71) Applicant: **Applied Materials, Inc.**, Santa Clara,  $\overline{CA}$  (US)
- (72) Inventors: **Jungrae Park**, Santa Clara, CA (US);<br>**Zavier Zai Yeong Tan**, Singapore (SG); James S. Papanu, San Rafael, CA (US)
- (73) Assignee: Applied Materials, Inc., Santa Clara, CA (US)
- (\*) Notice: Subject to any disclaimer, the term of this OTHER PUBLICATIONS patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.
- 
- 



- (52) U.S. Cl.<br>CPC .............. H01L 21/82 (2013.01); B23K 26/064  $(2015.10)$ ; **B23K 26/0673** (2013.01); **H01L** 21/3081 (2013.01); H01L 21/3086 (2013.01); H01L 21/30655 (2013.01)
- (58) Field of Classification Search None

See application file for complete search history.

# (12) United States Patent (10) Patent No.: US 11,011,424 B2<br>Park et al. (45) Date of Patent: May 18, 2021

# $(45)$  Date of Patent: May 18, 2021

### U.S. PATENT DOCUMENTS



### FOREIGN PATENT DOCUMENTS



U.S.C. 154(b) by 0 days.<br>Miscomobining " www.ample in mal come 2005 1 No. 7.7 per Micromachining, " www.small-journal.com, 2005, 1, No. 7, 7 pgs.<br>(21) Appl. No.: 16/533,590 (Continued)

(22) Filed: **Aug. 6, 2019** Primary Examiner - Asok K Sarkar

(65) **Prior Publication Data** (74) *Attorney, Agent, or Firm* Schwabe, Williamson & Wyatt, P.C.

# US 2021/0043515 A1 Feb. 11, 2021 (57) ABSTRACT

Methods of dicing semiconductor wafers, each wafer having a plurality of integrated circuits, are described. In an example, a method of dicing a semiconductor wafer having a plurality of integrated circuits involves forming a mask layer covering and protecting the integrated circuits. The mask is then patterned with a spatially multi-focused laser beam laser scribing process to provide a patterned mask with gaps, exposing regions of the semiconductor wafer between the integrated circuits. The semiconductor wafer is then plasma etched through the gaps in the patterned mask to singulate the integrated circuits.

### 14 Claims, 10 Drawing Sheets



### (56) References Cited

### U.S. PATENT DOCUMENTS





### FOREIGN PATENT DOCUMENTS



### OTHER PUBLICATIONS

Singh, Saravjeet et al., "Apparatus and Methods for Dry Etch With Edge, Side and Back Protection,  $\theta$ .S. Appl. No. 61/491,693, filed

May 31, 2011 24 pgs.<br>May 31, 2011 24 pgs.<br>International Search Report and Written Opinion from PCT/US2020/<br>044028 dated Nov. 10, 2020, 11 pgs.

\* cited by examiner

## FLOWCHART 100



Figure











FIG . 2C









FIG . 7



FIG . 8A



FIG . 8B







FIG . 8D



FIG. 9



# 2) Description of Related Art  $15$  throughput limits.

In semiconductor wafer processing, integrated circuits are<br>
formed on a wafer (also referred to as a substrate) composed formed on a wafer (also referred to as a substrate) composed<br>of silicon or other semiconductor material. In general, layers Embodiments of the present disclosure include methods ducting or insulating are utilized to form the integrated<br>circuits. These materials are doped, deposited and etched wafer having a plurality of integrated circuits involves using various well-known processes to form integrated forming a mask above the semiconductor wafer, the mask circuits. Each wafer is processed to form a large number of composed of a layer covering and protecting the integ individual regions containing integrated circuits known as 25 circuits. The mask is then patterned with a spatially multi-<br>focused laser beam laser scribing process to provide a

Following the integrated circuit formation process, the patterned mask with gaps, exposing regions of the semicon-<br>wafer is "diced" to separate the individual die from one ductor wafer between the integrated circuits. The wafer is "diced" to separate the individual die from one ductor wafer between the integrated circuits. The semicon-<br>another for packaging or for use in an unpackaged form ductor wafer is then plasma etched through the gaps within larger circuits. The two main techniques that are used 30 patterned mask to singulate the integrated circuits.<br>
for wafer dicing are scribing and sawing. With scribing, a larger and another embodiment, a method of d diamond tipped scribe is moved across the wafer surface ductor wafer including a plurality of integrated circuits along pre-formed scribe lines. These scribe lines extend involves laser scribing the semiconductor wafer wit along the spaces between the dice. These spaces are com-<br>monly multi-focused laser beam laser scribing process to<br>monly referred to as "streets." The diamond scribe forms 35 singulate the integrated circuits. shallow scratches in the wafer surface along the streets. In another embodiment, a system for dicing a semicon-<br>Upon the application of pressure, such as with a roller, the ductor wafer having a plurality of integrated cir Upon the application of pressure, such as with a roller, the ductor wafer having a plurality of integrated circuits wafer separates along the scribe lines. The breaks in the includes a factory interface. The system also in wafer separates along the scribe lines. The breaks in the includes a factory interface. The system also includes a laser<br>wafer follow the crystal lattice structure of the wafer sub-<br>scribe apparatus coupled with the factor wafer follow the crystal lattice structure of the wafer sub-<br>scribe apparatus coupled with the factory interface and<br>strate. Scribing can be used for wafers that are about 10 mils 40 having a laser assembly configured to p

the wafer along the streets. The wafer is mounted on a 45<br>supporting member such as an adhesive film stretched across FIG. 1 is a Flowchart representing operations in a method<br>a film frame and the saw is repeatedly applied a film frame and the saw is repeatedly applied to both the of dicing a semiconductor wafer including a plurality of vertical and horizontal streets. One problem with either integrated circuits, in accordance with an embodi scribing or sawing is that chips and gouges can form along<br>the severed edges of the dice. In addition, cracks can form 50 FIG. 2A illustrates a cross-sectional view of a semicon-<br>and propagate from the edges of the dice in and propagate from the edges of the dice into the substrate ductor wafer including a plurality of integrated circuits and render the integrated circuit inoperative. Chipping and during performing of a method of dicing the and render the integrated circuit inoperative. Chipping and during performing of a method of dicing the semiconductor cracking are particularly a problem with scribing because wafer, corresponding to operation 102 of the F cracking are particularly a problem with scribing because wafer, corresponding to operation 102 of the Flowchart of only one side of a square or rectangular die can be scribed FIG. 1, in accordance with an embodiment of th in the <110> direction of the crystalline structure. Conse- 55 disclosure.<br>quently, cleaving of the other side of the die results in a<br>jagged separation line. Because of chipping and cracking, ductor wafer including a plur jagged separation line. Because of chipping and cracking, ductor wafer including a plurality of integrated circuits additional spacing is required between the dice on the wafer during performing of a method of dicing the s additional spacing is required between the dice on the wafer during performing of a method of dicing the semiconductor to prevent damage to the integrated circuits, e.g., the chips wafer, corresponding to operation 104 of to prevent damage to the integrated circuits, e.g., the chips wafer, corresponding to operation 104 of the Flowchart of and cracks are maintained at a distance from the actual 60 FIG. 1, in accordance with an embodiment of integrated circuits. As a result of the spacing requirements,<br>not as many dice can be formed on a standard sized wafer FIG. 2C illustrates a cross-sectional view of a semicon-<br>and wafer real estate that could otherwise be and wafer real estate that could otherwise be used for ductor wafer including a plurality of integrated circuits circuity is wasted. The use of a saw exacerbates the waste during performing of a method of dicing the semico circuitry is wasted. The use of a saw exacerbates the waste during performing of a method of dicing the semiconductor of real estate on a semiconductor wafer. The blade of the saw  $\epsilon$  wafer, corresponding to operation 10 of real estate on a semiconductor wafer. The blade of the saw 65 wafer, corresponding to operation 108 of the Flowchart of is approximate 15 microns thick. As such, to insure that FIG. 1, in accordance with an embodiment o cracking and other damage surrounding the cut made by the disclosure.

HYBRID WAFER DICING APPROACH saw does not harm the integrated circuits, three to five<br>USING A SPATIALLY MULTI-FOCUSED hundred microns often must separate the circuitry of each of USING A SPATIALLY MULTI-FOCUSED hundred microns often must separate the circuitry of each of LASER BEAM LASER SCRIBING PROCESS the dice. Furthermore, after cutting, each die requires sub-R BEAM LASER SCRIBING PROCESS the dice. Furthermore, after cutting, each die requires sub-<br>AND PLASMA ETCH PROCESS stantial cleaning to remove particles and other contaminants stantial cleaning to remove particles and other contaminants<br>5 that result from the sawing process.

BACKGROUND Plasma dicing has also been used, but may have limita-<br>tions as well. For example, one limitation hampering imple-21) Field<br>
21) Field<br>
Embodiments of the present disclosure pertain to the field<br>
210 methods raphy operation for patterning resist may render<br>
of semiconductor processing and, in particular, to methods<br>
210 implementation

ce.<br>
Following the integrated circuit formation process, the patterned mask with gaps, exposing regions of the semicon-

Strate. Scribing can be used for waters that are about 10 mills 40 having a 1aser assembly configured to provide a spatially<br>(thousandths of an inch) or less in thickness. For thicker multi-focused laser beam. The system a

10

15

FIG. 4 illustrates a cross-sectional view of a laser-scribed To provide further context, a hybrid technology combin-<br>trench in a substrate where the laser-scribed trench is formed  $\frac{5}{10}$  ing laser scribing and plasma

In the femtosecond range, picoseconds range, and nanosec-<br>
A single laser beam scribing process is typically associ-<br>
ond range, in accordance with an embodiment of the present<br>  $\frac{1}{2}$  at and with formation of a cone sh

ductor wafer or substrate, in accordance with an embodi-<br>quality of die singulation, a uniform and deep initial scribing

computer system, in accordance with an embodiment of the present disclosure. embodiments described herein can include one or more of:

tions and material regimes, in order to provide a thorough<br>understanding of embodiments of the present disclosure. It<br>will be apparent to one skilled in the art that embodiments<br>of the present disclosure may be practiced w as integrated circuit fabrication, are not described in detail in elements with additional optics, such as one or more lenses.<br>
order to not unnecessarily obscure embodiments of the The number and beam separation of multipresent disclosure. Furthermore, it is to be understood that 45 beams can be controlled by a diffractive optics order. In the various embodiments shown in the Figures are illustra-<br>
addition, beam delivery optics can be us will be apparent to one skilled in the art that embodiments  $\alpha_0$ 

may be used to cleanly remove a mask layer, organic and scribed substrate.<br>
in an embodiment, a precisely controlled laser scribing<br>
process may then be terminated upon exposure of, or partial profile enables a high qualit process may then be terminated upon exposure of, or partial profile enables a high quality singulated device die, as well etch of, the wafer or substrate. The plasma etch portion of as cost-effectiveness for the etching pr the dicing process may then be employed to etch through the 55 previous implementations have involved laser usage in bulk of the wafer or substrate, such as through bulk single wafer singulation where beams only focus on a

described. To provide context, a laser scribing process may of a coated wafer, a femtosecond laser may be applied to require precise focusing depth control. Currently, most remove the mask and device layers on the dicing s require precise focusing depth control. Currently, most remove the mask and device layers on the dicing street until scribing applications have only one focal depth setting. 65 the silicon substrate is exposed. A plasma et scribing applications have only one focal depth setting. 65 the silicon substrate is exposed. A plasma etch follows to Uneven trench formation may result from a scribe process separate dies to realize die singulation. Typi

FIG. 3 illustrates a cross-sectional view of a laser-scribing directed to multi-focal processing in a single scribing pass.<br>process using a multi-focused laser beam, in accordance A controlled groove/trench profile can be

trench in a substrate where the laser-scribed trench is formed <sup>5</sup> ing laser scribing and plasma etching can enable precise thin<br>with a single-focus laser beam.<br>with a single-focus laser beam. FIG. 5 illustrates a cross-sectional view of a laser-scribed<br>time die cutting from a silicon teench in a substrate where the laser-scribed trench is formed ponent in a<br>chieving fine scribing of a die street for subseponent in achieving fine scribing of a die street for subsequently singulating a wafer with a plasma etching process. with a multi-focused laser beam, in accordance with an quently singulating a wafer with a plasma etching process.<br>
embodiment of the present disclosure .<br>
FIG. 6 illustrates the effects of using a laser pulse width and smo

ond range, in accordance with an embodiment of the present ated with formation of a cone shaped opening on the surface disclosure. FIG. 7 illustrates a cross-sectional view of a stack of provide for an uneven trench which may be less suitable for materials that may be used in a street region of a semicon-<br>the subsequent plasma etch process. For exampl ment of the present disclosure.<br>
FIGS. 8A-8D illustrate cross-sectional views of various  $_{20}$  described herein involve use of a multi-focused laser scriboperations in a method of dicing a semiconductor wafer, in ing process used to generate a deep and uniform cylindrical<br>accordance with an embodiment of the present disclosure.<br>FIG. 9 illustrates a block diagram of a tool l

and plasma dicing of wafers or substrates, in accordance provide for a suitable scribing trench which can enable<br>with an embodiment of the present disclosure<br>25 etching rate and profile uniformity during a plasma dicing with an embodiment of the present disclosure.<br>FIG. 10 illustrates a block diagram of an exemplary process that follows initial opening or scribing by laser FIG. 10 illustrates a block diagram of an exemplary process that follows initial opening or scribing by laser<br>mputer system, in accordance with an embodiment of the scribing. Advantages of implementing one or more of the (1) achieving a precisely controlled and refined trench DETAILED DESCRIPTION 30 profile, (2) using a diffractive optical element (DOE) to manage the cleanness and smoothness of an opening trench<br>for a subsequent etching process, (3) a flexible scribing Methods of dicing semiconductor wafers, each wafer<br>wing a plurality of integrated circuits thereon are configuration scribing, e.g., the combination of DOE and having a plurality of integrated circuits thereon, are computation scribing, e.g., the combination of DOE and optics can be arranged to provide a proper beam path for described. In the following description, numerous specific optics can be arranged to provide a proper beam path of details are set forth, such as spatially multi-focused laser  $\frac{35}{2}$  controlling a scribing process, (4 beam as excluding a seribed trench profile, and/or (5)<br>beam last proposed and plasma exching conditions and plasma entity of a scribed trench to match the kerf width and

the various embodiments shown in the Figures are illustra-<br>tive representations and are not necessarily drawn to scale.<br>A hybrid wafer or substrate dicing process involving an inside the system. By controlling the overlap

buik of the water or substrate, such as through buik single<br>crystalline silicon, to yield die or chip singulation or dicing.<br>More specifically, one or more embodiments are directed to<br>inficantly less configurable without f

based on such a process. Embodiments described herein are focus beam is used for the femtosecond laser scribing

for improving laser scribing process in hybrid laser dicing. 5 mately 80%. In one such embodiment, the UV layer is<br>As such in an aspect of the present disclosure a combina. composed of polyvinyl chloride or an acrylic-base As such, in an aspect of the present disclosure, a combina-<br>tion of a spatially multi-focused laser beam laser scribing rial. In an embodiment, the UV-curable layer is composed of tion of a spatially multi-focused laser beam laser scribing rial. In an embodiment, the UV-curable layer is composed of<br>a material or stack of materials with an adhesive property process with a plasma etching process may be used to dice a material or stack of materials with an adhesive property<br>a semiconductor wefer into simulated integrated circuits that weakens upon exposure to UV light. In an em a semiconductor wafer into singulated integrated circuits. That weakens upon exposure to UV light. In an embodiment,  $\overline{E}C = 1$  is a Elementary 100 magazeting approximately in a 10 the UV-curable adhesive film is sensit FIG. 1 is a Flowchart 100 representing operations in a  $^{10}$  the UV-curable adhesive film is sensitive to approximately method of dicing a semiconductor wafer including a plural-<br>a  $^{10}$  set ED link to the sensitivity

ductor wafer or substrate 204. The mask 202 is composed of particular embodiment, the monocrystalline silicon substrate a layer covering and protecting integrated circuits 206 is doped with impurity atoms. In another embod formed on the surface of semiconductor wafer 204. The semiconductor wafer or substrate 204 is composed of a<br>mask 202 also covers intervening streets 207 formed 25 material such as, e.g., a material substrate used in the

but not limited to, a photo-resist layer or an I-line patterning circuits 206, an array of semiconductor devices. Examples layer. For example, a polymer layer such as a photo-resist 30 of such semiconductor devices include use in a lithographic process. In one embodiment, the conductor (CMOS) transistors fabricated in a silicon sub-<br>photo-resist layer is composed of a positive photo-resist strate and encased in a dielectric layer. A pluralit photo-resist layer is composed of a positive photo-resist strate and encased in a dielectric layer. A plurality of metal material such as, but not limited to, a 248 nanometer (nm) interconnects may be formed above the devi material such as, but not limited to, a 248 nanometer (nm) interconnects may be formed above the devices or transis-<br>resist, a 193 nm resist, a 157 nm resist, an extreme ultra- 35 tors, and in surrounding dielectric layers violet (EUV) resist, or a phenolic resin matrix with a<br>diazonaphthoquinone sensitizer. In another embodiment, the integrated circuits 206. Materials making up the streets 207<br>photo-resist layer is composed of a negative ph photo-resist layer is composed of a negative photo-resist may be similar to or the same as those materials used to form material such as, but not limited to, poly-cis-isoprene and the integrated circuits 206. For example,

forming a layer deposited in a plasma deposition process. more of the streets 207 includes test devices similar to the For example, in one such embodiment, the mask 202 is actual devices of the integrated circuits 206. composed of a plasma deposited Teflon or Teflon-like (poly-<br>meric CF<sub>2</sub>) layer. In a specific embodiment, the polymeric 45 sponding FIG. 2B, the mask 202 is patterned with a spatially  $CF_2$  layer is deposited in a plasma deposition process involv-<br>in multi-focused laser beam laser scribing process to provide a<br>patterned mask 208 with gaps 210, exposing regions of the

forming a water-soluble mask layer. In an embodiment, the circuits 206. As such, the laser scribing process is used to water-soluble mask layer is readily dissolvable in an aque- 50 remove the material of the streets 207 o water-soluble mask layer is readily dissolvable in an aque- 50 remove the material of the streets 207 originally formed<br>ous media. For example, in one embodiment, the water-<br>between the integrated circuits 206. In accordan ous media. For example, in one embodiment, the water-<br>soluble mask layer is composed of a material that is soluble soluble mask layer is composed of a material that is soluble embodiment of the present disclosure, patterning the mask<br>in one or more of an alkaline solution, an acidic solution, or 202 with the spatially multi-focused las in one or more of an alkaline solution, an acidic solution, or 202 with the spatially multi-focused laser beam laser scribi-<br>in deionized water. In an embodiment, the water-soluble ing process includes forming trenches 212 in deionized water. In an embodiment, the water-soluble ing process includes forming trenches 212 partially into the mask layer maintains its water solubility upon exposure to a 55 regions of the semiconductor wafer 204 be heating process, such as heating approximately in the range grated circuits 206, as depicted in FIG. 2B.<br>of 50-160 degrees Celsius. For example, in one embodi-<br>ment, the water-soluble mask layer is soluble in aqueous gener ment, the water-soluble mask layer is soluble in aqueous generate a uniform deep trench with multi-focusing. As an solutions following exposure to chamber conditions used in example, FIG. 3 illustrates a cross-sectional vi solutions following exposure to chamber conditions used in example, FIG. 3 illustrates a cross-sectional view of a a laser and plasma etch singulation process. In one embodi- 60 laser-scribing process using a multi-focused a laser and plasma etch singulation process. In one embodi- 60 laser-scribing process using a multi-focused laser beam, in ment, the water-soluble mask layer is composed of a mate-<br>accordance with an embodiment of the pres rial such as, but not limited to, polyvinyl alcohol, polyacrylic Referring to FIG. 3, a diffractive optical element 304 is acid, dextran, polymethacrylic acid, polyethylene imine, or located above a substrate 302. The diff polyethylene oxide. In a specific embodiment, the water-<br>soluble mask layer has an etch rate in an aqueous solution 65 with a first focus depth A in substrate 302. The diffractive approximately in the range of 1-15 microns per minute and, optical element 304 simultaneously provides the beam 306 more particularly, approximately 1.3 microns per minute. having a second portion 308B with a second focus

process. However, a single-focus beam may limit process In another embodiment, forming the mask 202 involves forming a UV-curable mask layer. In an embodiment, the In accordance with one or more embodiments of the mask lay In accordance with one or more embodiments of the mask layer has a susceptibility to UV light that reduces an present disclosure, a scribing laser beam is multiply-focused adhesiveness of the UV-curable layer by at least a

process and upon which semiconductor processing layers<br>may suitably be disposed. For example, in one embodiment, method of dieing a semiconductor wafer including a plural-<br>interval and the present disclosure. FIGS. 2A-2C illustrate cross-<br>of the present disclosure. FIGS. 2A-2C illustrate cross-<br>of the present disclosure. FIGS. 2A-2C

between each of the integrated circuits 206. In a embodiment of the present disclometric integrated conductor water or substrate 204 sure, forming the mask 202 includes forming a layer such as, has disposed thereon or ther poly-vinyl-cinnamate.<br>
In another embodiment, forming the mask 202 involves and the integrated composed of layers of dielectric materials, semiconductor<br>
In another embodiment, one or

g the gas  $C_4F_8$ .<br>In another embodiment, forming the mask 202 involves semiconductor wafer or substrate 204 between the integrated

located above a substrate 302. The diffractive optical element 304 provides a beam 306 having a first portion 308A having a second portion 308B with a second focus depth B A. In a particular embodiment, the diffractive optical ele-<br>ment 304 simultaneously provides the beam 306 having a wafer or substrate 204. third portion 308C with a third focus depth C in substrate FIG. 6 illustrates the effects of using a laser pulse width 302. The depth C is vertically beneath the depth B. It is to  $\,$  s in the femtosecond range, picoseco 302. The depth C is vertically beneath the depth B. It is to  $\,$  in the femtosecond range, picosecond range, and nanosec-<br>be appreciated that yet further beam portions may be pro-<br>ond range, in accordance with an embodim

Thus, with reference again to FIG. 3, in an embodiment, femtosecond range, heat damage issues are mitigated or a spatially multi-focused laser beam laser scribing process eliminated (e.g., minimal to no damage 602C with fe provides a first beam portion 308A focused at a first depth 10 second processing of a via 600C) versus longer pulse widths A in a semiconductor wafer 302, and a second beam portion (e.g., significant damage 602A with nanos **308**B focused at a second depth B in the semiconductor of a via 600A). The elimination or mitigation of damage wafer **302**, where the second depth B is vertically beneath during formation of via 600C may be due to a lack multi-focused laser beam laser scribing process further 15 ablation of 600B/602B) or thermal equilibrium (as is seen provides a third beam portion 308C focused at a third depth for nanosecond-based laser ablation), as depi

laser scribing process involves passing a laser beam through 20 nation in order to achieve clean laser scribe cuts. The cleaner a diffractive optical element (DOE), such as diffractive the laser scribe cut, the smoother an optical element 304. In an embodiment, a spatially multi-<br>focused laser beam laser scribing process involves using a<br>device wafers, many functional layers of different material focused laser beam laser scribing process involves using a device wafers, many functional layers of different material Gaussian source laser beam. In an such embodiment, scrib-<br>
(e.g., conductors, insulators, semiconductor

may be contrasted to laser scribing involving differentiated A street between individual integrated circuits disposed leading and trailing beam portions. For example, in an 30 on a wafer or substrate may include the simila 3 are vertically aligned and not temporally spaced. It is also FIG. 7 illustrates a cross-sectional view of a stack of achieved in a single pass as opposed to additively in multiple ductor wafer or substrate, in a passes.<br>35 ment of the present disclosure. to be appreciated that the different depths A, B, C etc. are

asses.<br>
A uniform scribed trench can be generated by a laser<br>
seribing process using multi-focus optics, such as the laser<br>
seribing process described above in association with FIG. 3.<br>
For comparative, FIG. 4 illustrates a laser-scribed trench in a substrate where the laser-scribed 40 dielectric constant of 4.0 for silicon dioxide), a second etch trench is formed with a single-focus laser beam. So to layer 710, a second low K dielectric la

bottom. Such a trench 402 may be considered a non-uniform 45 allization 722 is disposed between the first and third etch trench and may pose difficulty in a subsequent plasma stop layers 706 and 714 and through the second

view of a laser-scribed trench in a substrate where the silicon nitride, while low K dielectric layers 708 and 712 are laser-scribed trench is formed with a multi-focused laser 50 composed of a carbon-doped silicon oxide m beam, in accordance with an embodiment of the present<br>disclosure.<br>based irradiation), the materials of street 700 behave quite

multi-focused laser beam to form a trench 402. Trench 502 mechanisms. For example, dielectrics layers such as silicon has essentially vertical sidewalls 504 and can have a 55 dioxide, is essentially transparent to all comm has essentially vertical sidewalls 504 and can have a 55 dioxide, is essentially transparent to all commercially avail-<br>rounded bottom 506. Such a trench 502 may be considered able laser wavelengths under normal conditions rounded bottom 506. Such a trench 502 may be considered able laser wavelengths under normal conditions. By con-<br>a uniform or substantially uniform trench and may enable a trast, metals, organics (e.g., low K materials) and

a source for a spatially multi-focused laser beam scribing 60 multi-focused laser beam laser scribing process is used to process. For example, in an embodiment, a laser with a pattern a layer of silicon dioxide, a layer of wavelength in the visible spectrum plus the ultra-violet (UV) and a layer of copper by ablating the layer of silicon dioxide and infra-red (IR) ranges (totaling a broadband optical prior to ablating the layer of low K mate and infra-red (IR) ranges (totaling a broadband optical prior to ablating the layer of low K material and the layer of spectrum) is used to provide a femtosecond-based laser copper. pulse, which has a pulse width on the order of the femto-  $\epsilon$  In case that the spatially multi-focused laser beam is a second  $(10^{-15}$  seconds). In one embodiment, ablation is not, femtosecond-based laser beam, in an em second  $(10^{-15}$  seconds). In one embodiment, ablation is not, femtosecond-based laser beam, in an embodiment, suitable or is essentially not, wavelength dependent and is thus femtosecond-based laser processes are charact

7 8

in substrate 302. The depth B is vertically beneath the depth suitable for complex films such as films of the mask 202, the A. In a particular embodiment, the diffractive optical ele-<br>streets 207 and, possibly, a portion o

vided with corresponding additional focus depths. disclosure. Referring to FIG. 6, by using a laser beam in the<br>Thus, with reference again to FIG. 3, in an embodiment, femtosecond range, heat damage issues are mitigated or

C in the semiconductor wafer 302, where the third depth C Laser parameters selection, such as beam profile, may be<br>is vertically beneath the second depth B.<br>In an embodiment, a spatially multi-focused laser beam<br>laser beam ing using the spatially multi-focused laser beam laser scrib- 25 thicknesses are typically disposed thereon. Such materials ing process involves scribing with a spatially multi-focused and may include, but are not limited mto-second based laser beam.<br>It is to be appreciated that embodiments described herein dioxide and silicon nitride.

materials that may be used in a street region of a semicon-<br>ductor wafer or substrate, in accordance with an embodi-

Referring to FIG. 4, a substrate 400 is scribed with a etch stop layer 714, an undoped silica glass (USG) layer 716, single-focus laser beam to form a trench 402. Trench 402 has a second silicon dioxide layer 718, and a la etching process.<br>By contrast to FIG. 4, FIG. 5 illustrates a cross-sectional third etch stop layers 706, 710 and 714 are composed of By contrast to FIG. 4, FIG. 5 illustrates a cross-sectional third etch stop layers 706, 710 and 714 are composed of view of a laser-scribed trench in a substrate where the silicon nitride, while low K dielectric layers 708

Referring to FIG. 5, a substrate 500 is scribed with a differently in terms of optical absorption and ablation multi-focused laser beam to form a trench 402. Trench 502 mechanisms. For example, dielectrics layers such as s highly uniform subsequent plasma etching process.<br>In an embodiment, a femtosecond-based laser is used as<br>second-based irradiation. In an embodiment, a spatially second-based irradiation. In an embodiment, a spatially multi-focused laser beam laser scribing process is used to

femtosecond-based laser processes are characterized by a

high peak intensity (irradiance) that usually leads to non-<br>linear interactions in various materials. In one such embodi-<br>ment, the femtosecond laser sources have a pulse width exposed by the gaps 210. approximately in the range of 10 femtoseconds to 500  $\mu$  In accordance with a first embodiment, the plasma-based<br>femtoseconds, although preferably in the range of 100  $\frac{1}{2}$  cleaning process is reactive to exposed reg femtosecond laser sources have a wavelength approximately during the cleaning process. In one such embodiment, Ar or<br>in the range of 1570 nanometers to 200 nanometers, another non-reactive gas (or the mix) is combined wit

energy at the work surface approximately in the range of 0.5 20 however, may not be best suited for water soluble mask uJ to 100 uJ, although preferably approximately in the range materials. of 1 uJ to 5 uJ. In an embodiment, the laser scribing process In accordance with a second embodiment, the plasma-<br>runs along a work piece surface at a speed approximately in based cleaning process is non-reactive to expose runs along a work piece surface at a speed approximately in based cleaning process is non-reactive to exposed regions of the range of 500 mm/sec to 5 m/sec, although preferably the substrate 204 in that the exposed regions

multiple passes, but, in an embodiment, preferably 1-2 For example, Ar or another non-reactive gas (or the mix) is passes. In one embodiment, the scribing depth in the work used to perform a highly-biased plasma treatment piece is approximately in the range of 5 microns to 50 mask condensation and cleaning of scribed openings. The microns deep, preferably approximately in the range of 10 30 approach may be suitable for water-soluble masks o microns to 20 microns deep. In an embodiment, the kerf width of the laser beam generated is approximately in the width of the laser beam generated is approximately in the embodiment, separate mask condensation and scribed trench<br>range of 2 microns to 15 microns, although in silicon wafer cleaning operations are used, e.g., an Ar or n scribing/dicing preferably approximately in the range of 6 (or the mix) highly-biased plasma treatment for mask con-<br>microns to 10 microns, measured at the device/silicon inter- 35 densation is first performed, and then a

advantages such as providing sufficiently high laser intensity sufficient for trench cleaning due to too thick of a mask to achieve ionization of inorganic dielectrics (e.g., silicon material. Cleaning efficiency is improv dioxide) and to minimize delamination and chipping caused 40 but mask etch rate is much lower, with almost no consump-<br>by underlayer damage prior to direct ablation of inorganic tion in a subsequent deep silicon etch proce meaningful process throughput for industrial applications Ar or non-reactive gas (or the mix) highly-biased plasma<br>with precisely controlled ablation width (e.g., kerf width) treatment for mask condensation, (b)  $Ar+SF_6$  h and depth. In an embodiment, a spatially multi-focused laser 45 plasma cleaning of laser scribed trenches, and (c) Ar or beam laser scribing process is suitable to provide such non-reactive gas (or the mix) highly-biased p

scribing in a case that the laser scribing is used to pattern the 50 treatment, such as described above in the first aspect of mask as well as to scribe fully through the wafer or substrate operation 106. The reactive plas in order to singulate the dies. Accordingly, further singula-<br>then followed by a non-reactive plasma cleaning treatment<br>tion processing would not be required in such a case. Such as described in association with the second tion processing would not be required in such a case. such as described in association with the second aspect of However, the following embodiments may be considered in operation 106.

is performed. In an embodiment, the post mask-opening ment of the present disclosure, etching the semiconductor cleaning operation is a plasma-based cleaning process. In a 60 wafer 204 includes ultimately etching entirely process is reactive to the regions of the substrate 204 trenches 212 initially formed with the spatially multi-fo-<br>exposed by the gaps 210. In the case of a reactive plasma-<br>cused laser beam laser scribing process. based cleaning process, the cleaning process itself may form In an embodiment, patterning the mask with the laser or extend trenches  $212$  in the substrate  $204$  since the reactive 65 scribing process involves forming tre or extend trenches 212 in the substrate 204 since the reactive 65 scribing process involves forming trenches in the regions of plasma-based cleaning operation is at least somewhat of an the semiconductor wafer between the plasma-based cleaning operation is at least somewhat of an the semiconductor wafer between the integrated circuits, and etchant for the substrate 204. In a second, different, example, plasma etching the semiconductor wafer

femtoseconds to 400 femtoseconds. In one embodiment, the substrate 204 in that the exposed regions are partially etched<br>femtosecond laser sources have a wavelength approximately during the cleaning process. In one such emb although preferably in the range of 540 nanometers to 250<br>anometers to 250 for a highly-biased plasma treatment for cleaning of scribed<br>anomation in the range of 540 nanometers to 250 for a highly-biased plasma treatment u nanometers. In one embodiment, the laser and correspond-<br>in openings. The plasma treatment using inixed gases  $AT+ST_6$ <br>ing optical system provide a focal spot at the work surface<br>approximately in the range of 3 microns to approximately in the range of 3 microns to 15 microns,<br>though preferably approximately in the range of 5 microns<br>to 10 microns or between 10-15 microns.<br>In an embodiment, the laser source has a pulse repetition<br>In an embo rate approximately in the range of 200 kHz to 10 MHz, plasma-deposited Teflon masks 202, where breakthrough although preferably approximately in the range of 500 kHz treatment leads to fairly uniform mask thickness reducti

approximately in the range of 600 mm/sec to 2 m/sec. 25 negligible etched during the cleaning process. In one such The scribing process may be run in single pass only, or in embodiment, only non-reactive gas plasma cleanin face.<br>Laser parameters may be selected with benefits and ment may be suitable for cases where Ar-cleaning is not Laser parameters may be selected with benefits and ment may be suitable for cases where Ar-cleaning is not advantages such as providing sufficiently high laser intensity sufficient for trench cleaning due to too thick of a beam advantages.<br>It is to be appreciated that the dicing or singulation absolution embodiment of the present disclosure, a plasma cleaning It is to be appreciated that the dicing or singulation embodiment of the present disclosure, a plasma cleaning<br>process could be stopped after the above described laser operation involves first use of a reactive plasma clea

However, the following embodiments may be considered in<br>cases where laser scribing alone is not implemented for total 55<br>singulation.<br>Referring to operation 108 of Flowchart 100, and corre-<br>singulation.<br>Referring now to op

plasma etching the semiconductor wafer involves extending

such embodiment, each of the trenches has a width, and each a materials stack for dicing is described below in association<br>of the corresponding trench extensions has the width. with FIGS. 8A-8D, in accordance with an embod

in accordance with an embounted of the present disclosure.<br>
Sure, the resulting round has serving can impact die sidewall quality resulting from the<br>
scribing can impact die sidewall quality resulting from the<br>
scribing an smoothened by additional plasma processes, there is a cost 15 above one or more metal layers (such as copper layers) and<br>and throughbut hit to remedving such issues. Accordingly<br>one or more low K dielectric layers (such as and throughput hit to remedying such issues. Accordingly, one or more low K dielectric layers (such as carbon-doped<br>embodiments described herein may be advantageous in oxide layers). The device layer 804 also includes stre embodiments described herein may be advantageous in oxide layers). The device layer 804 also includes streets including<br>providing a smoother scribing process and/or more reliable arranged between integrated circuits, the s providing a smoother scribing process and/or more reliable arranged between integrated circuits, the streets including trench formation process from the laser scribing portion of the same or similar layers to the integrate trench formation process from the laser scribing portion of the same or similar layers to the integrated circuits. The singulation process.

In an embodiment, etching the semiconductor wafer 204 In an embodiment, the bulk single-crystalline silicon includes using a plasma etching process. In one embodi-<br>substrate 806 is thinned from the backside prior to being ment, a through-silicon via type etch process is used. For affixed to the die attach film 808. The thinning may be example, in a specific embodiment, the etch rate of the performed by a backside grind process. In one embod material of semiconductor wafer 204 is greater than 25 25 the bulk single-crystalline silicon substrate 806 is thinned to microns per minute. An ultra-high-density plasma source a thickness approximately in the range of 50 microns per minute. An ultra-high-density plasma source a thickness approximately in the range of 50-100 microns. It may be used for the plasma etching portion of the die is important to note that, in an embodiment, the th singulation process. An example of a process chamber performed prior to a laser ablation and plasma etch dicing<br>suitable to perform such a plasma etch process is the Applied process. In an embodiment, the photo-resist lay Materials of Sunnyvale, Calif., USA. The Applied Centura® 804 has a thickness approximately in the range of 2-3 Silvia<sup>TM</sup> Etch system combines the capacitive and inductive microns. In an embodiment, the die attach film 8 RF coupling, which gives much more independent control of suitable substitute capable of bonding a thinned or thin the ion density and ion energy than was possible with the wafer or substrate to the backing tape 810) has a capacitive coupling only, even with the improvements pro- 35 of approximately 20 microns.<br>vided by magnetic enhancement. This combination enables Referring to FIG. 8B, the mask 802, the device layer 804<br>effective decouplin effective decoupling of the ion density from ion energy, so and a portion of the substrate 806 are patterned with a as to achieve relatively high density plasmas without the spatially multi-focused laser beam laser scribin as to achieve relatively high density plasmas without the spatially multi-focused laser beam laser scribing process 812<br>high, potentially damaging, DC bias levels, even at very low to form trenches 814 in the substrate 806 pressures. This results in an exceptionally wide process 40 8C, a through-silicon deep plasma etch process 816 is used window. However, any plasma etch chamber capable of to extend the trench 814 down to the die attach fil etching silicon may be used. In an exemplary embodiment, exposing the top portion of the die attach film 808 and a deep silicon etch is used to etch a single crystalline silicon singulating the silicon substrate 806. The d substrate or wafer 204 at an etch rate greater than approxi-<br>material by the mask layer 802 during the through-silicon<br>mately 40% of conventional silicon etch rates while main-45 deep plasma etch process 816. taining essentially precise profile control and virtually scal-<br>
15 deep plasma etch plasma etch process may further<br>
16 deep plasma etch profile attach film 808, exposing the top<br>
16 deep plasma etch plasma etch plasma et silicon via type etch process is used. The etch process is portion of the backing tape 810 and singulating the die attach<br>based on a plasma generated from a reactive gas, which film 808. In an embodiment, the die attach fi generally a fluorine-based gas such as  $SF_6$ ,  $C_4$ ,  $F_8$ ,  $CHF_3$ , so by a laser process or by an etch process. Further embodi-<br>XeF<sub>2</sub>, or any other reactant gas capable of etching silicon at ments may include subsequent  $XeF_2$ , or any other reactant gas capable of etching silicon at ments may include subsequently removing the singulated a relatively fast etch rate. In an embodiment, the mask layer portions of substrate  $806$  (e.g., as i 208 is removed after the singulation process, as depicted in circuits) from the backing tape 810. In one embodiment, the FIG. 2C. In another embodiment, the plasma etching opera-<br>FIG. 2C. In another embodiment, the plasma FIG. 2C. In another embodiment, the plasma etching opera-<br>tion described in association with FIG. 2C employs a 55 of the singulated portions of substrate 806. Other embodiconventional Bosch-type dep/etch/dep process to etch ments may include removing the mask layer 802 from the through the substrate 204. Generally, a Bosch-type process device layer 804. In an alternative embodiment, in the through the substrate 204. Generally, a Bosch-type process device layer 804. In an alternative embodiment, in the case consists of three sub-operations: deposition, a directional that substrate 806 is thinner than approxim bombardment etch, and isotropic chemical etch which is run<br>the spatially multi-focused laser beam laser scribing process<br>through many iterations (cycles) until silicon is etched 60 812 is used to completely singulate subst

using a spatially multi-focused laser beam laser scribing beam ablation and plasma etch singulation process. For<br>process to ablate through a mask layer, through wafer streets 65 example, FIG. 9 illustrates a block diagram (including metallization), and partially into a silicon sub-<br>for laser and plasma dicing of wafers or substrates, in<br>strate. Die singulation may then be completed by subsequent accordance with an embodiment of the present

the trenches to form corresponding trench extensions. In one through-silicon deep plasma etching. A specific example of such embodiment, each of the trenches has a width, and each a materials stack for dicing is described The corresponding trench extensions has the width . with FIGS 8A-8D, in accordance with an embodiment of In accordance with an embodiment of the present disclo-<br>the present disclosure.

accordance with an embodiment of the present disclosure.

more plasma etch chambers, such as plasma etch chamber 5 The wet/dry station may be suitable for cleaning residues 908. A laser scribe apparatus 910 is also coupled to the and fragments, or for removing a mask, subsequent 908. A laser scribe apparatus 910 is also coupled to the and fragments, or for removing a mask, subsequent to a laser factory interface 902. The overall footprint of the process scribe and plasma etch singulation process o factory interface 902. The overall footprint of the process scribe and plasma etch singulation process of a substrate or tool 900 may be, in one embodiment, approximately 3500 wafer. In yet another embodiment, in place of

In an embodiment, the laser scribe apparatus 910 houses cleaning process. In an embodiment, a metrology sa laser assembly configured to provide a spatially multi-<br>also included as a component of process tool 900. focused laser beam. In one such embodiment, the laser Embodiments of the present disclosure may be provided assembly is configured to provide the spatially multi-fo-<br>as a computer program product, or software, that may cus depth, the second depth vertically beneath the first depth, system (or other electronic devices) to perform a process e.g., as is described in association with FIG. 3. In a further according to embodiments of the present d e.g., as is described in association with FIG. 3. In a further according to embodiments of the present disclosure. In one such embodiment, the laser assembly is configured to pro-<br>embodiment, the computer system is coupled vide a third beam portion focused at a third depth, the third 20 tool 900 described in association with FIG. 9. A machine-<br>depth vertically beneath the second depth, e.g., as is also readable medium includes any mechanism depth vertically beneath the second depth, e.g., as is also readable medium includes any mechanism for storing or described in association with FIG. 3. In an embodiment, the transmitting information in a form readable by a described in association with FIG. 3. In an embodiment, the transmitting information in a form readable by a machine laser assembly includes a diffractive optical element (DOE). (e.g., a computer). For example, a machine-r In an embodiment, the laser assembly includes a Gaussian computer-readable) medium includes a machine (e.g., a<br>source laser beam. In an embodiment, the laser assembly 25 computer) readable storage medium (e.g., read only m

laser ablation portion of a hybrid laser and etch singulation etc.), a machine (e.g., computer) readable transmission process, such as the laser ablation processes described medium (electrical, optical, acoustical or other above. In one embodiment, a moveable stage is also 30 propagated signals (e.g., infrared signals, digital signals, included in laser scribe apparatus 910, the moveable stage etc.)), etc.<br>configured for moving a wafer or su thereof) relative to the laser. In a specific embodiment, the machine in the exemplary form of a computer system 1000 laser is also moveable. The overall footprint of the laser within which a set of instructions, for causi scribe apparatus 910 may be, in one embodiment, approxi- 35 to perform any one or more of the methodologies described<br>mately 2240 millimeters by approximately 1270 millime-<br>herein, may be executed. In alternative embodimen mately 2240 millimeters by approximately 1270 millime-<br>terein, may be executed. In alternative embodiments, the<br>machine may be connected (e.g., networked) to other

gaps in a patterned mask to singulate a plurality of integrated 40 capacity of a server or a client machine in a client-server circuits. In one such embodiment, the one or more plasma network environment, or as a peer mach etch chambers 908 is configured to perform a deep silicon (or distributed) network environment. The machine may be etch process. In a specific embodiment, the one or more a personal computer (PC), a tablet PC, a set-top bo plasma etch chambers 808 is an Applied Centura® Silvia™ a Personal Digital Assistant (PDA), a cellular telephone, a<br>Etch system, available from Applied Materials of Sunny-45 web appliance, a server, a network router, swit vale, Calif., USA. The etch chamber may be specifically or any machine capable of executing a set of instructions designed for a deep silicon etch used to create singulate (sequential or otherwise) that specify actions to integrated circuits housed on or in single crystalline silicon that machine. Further, while only a single machine is illus-<br>substrates or wafers. In an embodiment, a high-density trated, the term "machine" shall also be ta plasma source is included in the plasma etch chamber 908 to 50 collection of machines (e.g., computers) that individually or facilitate high silicon etch rates. In an embodiment, more jointly execute a set (or multiple set facilitate high silicon etch rates. In an embodiment, more jointly execute a set (or multiple sets) of instructions to than one etch chamber is included in the cluster tool 906 perform any one or more of the methodologies than one etch chamber is included in the cluster tool 906 perform any one or more of the methodologies described portion of process tool 900 to enable high manufacturing herein.

factory interface 902 may include robots with arms or blades<br>factory interface 902 may include robots with arms or blades<br>for transferring wafers (or carriers thereof) from storage<br>flash memory, static random access memory

Cluster tool 906 may include other chambers suitable for<br>performing functions in a method of singulation. For<br>example, in one embodiment, in place of an additional etch<br>chamber, a deposition chamber 912 is included. The de

Referring to FIG. 9, a process tool 900 includes a factory<br>interface 902 (FI) having a plurality of load locks 904 ment, the deposition chamber 912 is suitable for depositing<br>coupled therewith. A cluster tool 906 is couple millimeters (3.5 meters) by approximately 3800 millimeters deep silicon etch chamber, a plasma etch chamber is (3.8 meters), as depicted in FIG. 9. the state of the included and is configured for performing a plasma-based 10 included and is configured for performing a plasma-based cleaning process. In an embodiment, a metrology station is

includes a femto-second source laser beam. ("ROM"), random access memory ("RAM"), magnetic disk<br>In an embodiment, the laser is suitable for performing a storage media, optical storage media, flash memory devices,

the state of the may be connected (e.g., networked) to other<br>the an embodiment, the one or more plasma etch chambers and the state in a Local Area Network (LAN), an intranet, an In an embodiment, the one or more plasma etch chambers machines in a Local Area Network (LAN), an intranet, an <br>**908** is configured for etching a wafer or substrate through the extranet, or the Internet. The machine may op extranet, or the Internet. The machine may operate in the capacity of a server or a client machine in a client-server

portion of process tool 900 to enable mgn manufacturing<br>throughput of the singulation or dicing process.<br>The exemplary computer system 1000 includes a proces-<br>The factory interface 902 may be a suitable atmospheric 55 sor ol 906 or laser scribe apparatus 910, or both . storage device), which communicate with each other via a Cluster tool 906 may include other chambers suitable for bus 1030.

on or above a device layer of a wafer or substrate prior to microprocessor, reduced instruction set computing (RISC)

microprocessor, very long instruction word (VLIW) micro-<br>processor, processor implementing other instruction sets, or<br>wafer between the integrated circuits, wherein patternprocessor, processor implementing other instruction sets, or wafer between the integrated circuits, wherein pattern-<br>processors implementing a combination of instruction sets.  $\frac{1}{2}$  in the mask with the spatially multi processors implementing a combination of instruction sets. ing the mask with the spatially multi-focused laser<br>Processor 1002 may also be one or more special-purpose beam laser scribing process comprises forming processing devices such as an application specific integrated  $\frac{1}{2}$  trenches in the regions of the semiconductor wafer circuit (ASIC), a field programmable gate array (FPGA), a Exercise (ASIC), a lied programmable gate array (FPGA), a<br>digital signal processor (DSP), network processor, or the<br>like. Processor 1002 is configured to execute the processing<br>logic 1026 for performing the operations desc

include a video display unit 1010 (e.g., a liquid crystal<br>display (LCD), a light emitting diode display (LED), or a<br>ostbodo rewthe (CPT)) on alphanumeria input dovice 1012<br>beam portion focused at a first depth in the semic cathode ray tube (CRT)), an alphanumeric input device  $1012$  ray beam portion focused at a first depth in the semiconductor  $(9.8 - 3.15)$  wafer, and a second beam portion focused at a second depth (e.g., a keyboard), a cursor control device  $1014$  (e.g., a 15 water, and a second beam portion focused at a second depth vertically mouse), and a signal generation device  $1016$  (e.g., a

accessible storage medium (or more specifically a computer-<br>roadable storage medium) 1022 on which is stored one or 20 beam portion focused at a third depth in the semiconductor readable storage medium) 1032 on which is stored one or  $20^{\circ}$  beam portion focused at a third depth in the semiconductor more sets of instructions (e.g., software 1022) embodying wafer, the third depth vertically benea  $\frac{1}{2}$  and  $\frac{1}{2}$  and  $\frac{1}{2}$  and  $\frac{1}{2}$  and  $\frac{1}{2}$  and  $\frac{1}{2}$  and  $\frac{1}{2}$ . The method of claim 1, wherein the spatially multi-<br>harm one or more of the method of claim 1, wherein the spatially multi-<br>ha herein. The software 1022 may also reside, completely or at focused laser beam laser scribing process comprises passing least partially, within the main memory 1004 and/or within least partially, within the main memory 1004 and/or within<br>the processor 1002 during execution thereof by the computer<br>system 1000, the main memory 1004 and the processor 1002<br>also constituting machine-readable storage me

shown in an exemplary embodiment to be a single medium,<br>the term "method of claim 1, wherein scribing with the spatially multi-focused laser beam laser scribing process the term "machine-readable storage medium" should be spatially multi-locused laser beam laser scribing process<br>taken to include a single medium or multiple media (e.g. e.g.) taken to include a single medium or multiple media (e.g., a comprises scribing with controlized or distributed database and/or associated caches second based laser beam.<br>
Second based laser beam . centralized or distributed database, and/or associated caches second based laser beam.<br>
Second based laser beam 1, wherein plasma etching the and servers) that store the one or more sets of instructions.  $35\frac{8}{100}$ . The method of claim 1, wherein plasma etching the trenches to The term "machine-readable storage medium" shall also be semiconductor wafer comprises extend<br>taken to include any medium that is capable of storing or form corresponding trench extensions. that is include any medium that is capable of storing or  $\frac{9}{2}$ . A method of dicing a semiconductor wafer comprising a set of instructions for execution by the machine a plurality of integrated circuits, the method com and that cause the machine to perform any one or more of a plurality of integrated circuits, the method comprising:<br>the mathodologies of the present disclosure. The term to a laser scribing the semiconductor wafer with a s the methodologies of the present disclosure. The term 40<br>
"machine-readable storage medium" shall accordingly be<br>
then to include but not be limited to solid state memories<br>
then to include but not be limited to solid stat taken to include, but not be limited to, solid-state memories, singulate the plurality of integrated circuits, wherein and optical and magnetic media.

sure, a machine-accessible storage medium has instructions 45 trenches in regions of the semiconductor water between<br>the integrated circuits, the trenches comprising essenstored thereon which cause a data processing system to the integrated circuits, the integrated circuits of the trenches comprising essentially vertical sidewalls. perform a method of dicing a semiconductor wafer having a<br> **10.** The method of claim 9, wherein the spatially multi-<br>
physicity of integrated circuits. The method includes forming plurality of integrated circuits. The method includes forming 10. The method of claim 9, wherein the spatially multi-<br>comparative the semiconductor with much compared to used laser beam laser scribing process provides a fi a mask above the semiconductor wafer, the mask composed<br>of a layer covering and protecting the integrated circuits.  $\epsilon_0$  beam portion focused at a first depth in the semiconductor of a layer covering and protecting the integrated circuits.  $50^{\circ}$  beam portion focused at a first depth in the semiconductor<br>The mask is then patterned with a spatially multi-focused wafer, and a second beam portion fo The mask is then patterned with a spatially multi-focused water, and a second beam portion focused at a second depth vertically laser beam laser scribing process to provide a patterned<br>mask with gaps, exposing regions of the semiconductor<br>water the first depth.<br>11. The method of claim 10, wherein the spatially multiwafer between the integrated circuits. The semiconductor<br>wafer is then plasma etched through the gaps in the patterned ss. focused laser beam laser scribing process provides a third wafer is then plasma etched through the gaps in the patterned 55 focused laser beam laser scribing process provides a third<br>mask to singulate the integrated circuits.

Thus, hybrid wafer dicing approaches using a spatially water, the third depth vertically beneath the second depth.<br>multi-focused laser beam and plasma etch process have been 12. The method of claim 10, wherein the spatiall

a plurality of integrated circuits, the method comprising:<br>forming a mask above the semiconductor wafer, the mask daussian source laser beam.

60

65

- 
- patterning the mask with a spatially multi-focused laser femto-second source laser beam.<br>heam laser scribing process to provide a patterned mask  $\begin{array}{r} \ast \\ \ast \\ \ast \end{array}$ beam laser scribing process to provide a patterned mask

speaker).<br>speaker).<br>The method of claim 2, wherein the spatially multi-<br>ne secondary memory 1018 may include a machine-<br>accessible storage medium (or more specifically a commuter<br>accessible storage medium (or more specific

ware 1022 may further be transmitted or received over a<br>network 1020 via the network interface device 1008.<br>While the machine-accessible storage medium 1032 is 30 femto-second source laser beam.<br>While the machine-accessibl

beam laser laser scribing process comprises forming In accordance with an embodiment of the present disclo-<br>trenches in regions of the semiconductor wafer between

wafer, the third depth vertically beneath the second depth.

disclosed.<br>
What is claimed is:<br>
The method of claim 10, wherein the spatially multi-<br>
A method of diging a semiconductor wafer comprising<br>
13. The method of claim 10, wherein the spatially multi-

1. A method of dicing a semiconductor wafer comprising 13. The method of claim 10, wherein the spatially multipliering increase the method comprising increased laser beam laser scribing process comprises using a

the method of claim 10, wherein the spatially multi-<br>comprising a layer covering and protecting the inte-<br>grated circuits:<br>the a partially multi-focused laser beam laser scribing process comprises using a<br>transic the mask