

(19)
(12)

(KR)
(B1)

(51) 。 Int. Cl. ⁶
G11C 29/00

(45)
(11)
(24)

2002 08 21
10 - 0332950
2002 04 03

(21) 10 - 1998 - 0012826
(22) 1998 04 10

(65) 1999 - 0079926
(43) 1999 11 05

(73) 3 416

(72) 2 759 - 8

(74)
:

(54) /

가 / . /
가 / ; /
/ / ,

2

1 EEPROM ;
2 / ;

3 EEPROM

4 EEPROM

*

100 : 200 :

300 : 400 :

500 :

EEPROM(Electrically Erasable and Programmable Read Only Memory)

가
EEPROM (flash electrically erasable and progra
(higher programming speed) (I
mmable read - only memory)
ower power consumption) 가 (digital camera), (PC)
(IC cards) (media for mass storage) , (hard disk)

(control gate), (floating gate),
(field effect transistor; FET) . (amount of charge)
(threshold voltage) 가
(word line) (selection voltage) 가
(reading operation) 가

가 , 1 2 가
가 가 (possible states)
(separation range)
(reference flash cell)
()

(trip) 가

가

1,

EEPROM, NAND (structured) NOR
 NOR (bit line) (word line)
 가 (writing or programming operation)
 가 NOR
 (contact)
 (unit), (string) NAND

가 (low cost per bit)

EEPROM 가 EEPROM (multilevel),
 (multistate) EEPROM

EEPROM 가 1995 2, IEEE, ISSCC Digest of Technical Papers, pp. 132 - 133, M. Bauer, "A Multilevel - Cell 32Mb Flash Memory"
 NOR 가
 2, 4 가 (2 bits, or 4 states per cell) 가

, 2 4 2, " 0"
 0", " 01", " 10" " 11",
 2.5V, " 01" 1.5V, " 10" 0.5V, " 11" -3V " 00"
 4 가 , 00, 01, 10,
 11 2 2 가
 (Vt) 가 (threshold voltage distribution)

() 16 가 (Mb) (phy
 sical cell array) 가 (multibit cell operation mode) 32Mb 가
 (virtual cell array) 가 (mode option signal)
 가 16Mb 32Mb 가

2, 3 가 1 가
 1/2, 1/3

(100) (1000), 1 (main array)
 (redundant field array) (200) (100)
 (200) (100) (bad sector)

(data format) (address mapping)
 16 가 .
 (state - to - state window) (,)
 (, 4 , 0.6V), (select
 ted word line) 가 (threshold voltage distribution) 가 (edge) (
 margin) (, 0.3V) . , ()
 (process variation) , , (invalid
 sensing) 가 (storage failure)가 .
 가 , (basic input/ou
 tput system; BIOS) , (font) (excellent storage characteristics)

가 , (100) , 가
 가 (200) , 가
 , (100) , 2
 가

USP. No, 5,172,338 " MULTI - STATE EEPROM READ AND WRITE CIRCUITS AND TECHNIQUES"
 USP. No, 5,457,650, " APPAATUS AND METHOD FOR READING MULTI - LEVEL DATA STORED IN A SEMICONDUCTOR MEMORY"

(200) (100) /
 () / EEPROM
 (200) / 2
 (200) / 3
 / (100)
 가 가 (200) /
 가 .

() ;
 가 , / ;

가 / ; / , .
 / / / .
 , / .
 ()
 , , ()
 ()

1 4 .

2 , (multibit data) (main memory array)
 (single bit data) (redundant field array)
 / , / / () / ()
) / 가 / ()
 () () . , / / ,
 / / / ,
 / / / 1/n (, n)

2 /

2 가 , S100 , (external command) 가 가 ,
 가 , S100 ,
 EEPROM , (chip enable; /CE), (read enable; /RE),
 (write enable; /WE) (command register) (/CE),
 (/RE), (/WE), (address latch enable; ALE), (c
 ommand latch enable; CLE), (write protected; /WP) 가 가 가 .

(S110 , / (program/read command) 가
) . / , S120
 , S130

, / 가 ()
). / S150 ,
 / S150 , 가
 / (,) S130, S140, S150

) , / (/
 가 / 가 /
 가 /
 / 가 1/n(n)

3 EEPROM
 . 4 (200)
 () (200)

3 (rows) (columns) () ,
 (WL1) - (WLm) , (BL1) - (BLn) ,
 (200)가 (200) NAND
 () (redundant field array)
 (200)

3 (200) , () 가 ,
 (BL1) - (BLn) (110) (200)
 , (SSL) (GSL) (WL1) - (WLm) ,
 (110) (BL1) - (BLn)
 (110) N - (metal oxide semiconductor field effect transistor; N
 - MOSFET) 2 (ST1) (ST2) , (ST1) (ST2)
 - (source - drain channel) , 가
 (floating gate) (control gate) 가 (M1) - (Mm)

(110) (ST1) (M1)
 , (ST2) 가 (virtual ground line)
 (common source line) (CSL) (Mm) (110)
 (ST1) , (M1) - (Mm) (S
 T2) (SSL), (WL1) - (WLm) , (CSL)

가 가

3 (CSL), (200) (500)가 (SSL), (WL1) - (WLm) (200)
(300)가 (BL1) - (BLn)

(300) 가

가 1 2 3 (BL1)

3 (350) (300) 2 (301) (302) (depletio
n mode) N_MOSFET (303) N - MOSFET (304)가 (BL1) (303)
(304) (BL1) (305) (Ai)가 가
(303) (304) (BL1)

(305) (load current) (current so
urce) (306) (305) (350) (307) (I
O) N_MOSFET (308) 가 (308) (308)
(350) (350) 가 (BL1)
(PGM)가 가

(300) (305) 가 N - MOSFET (309)가
(309) (DCB) (308) (350)

(350) (310) N - MOSFET (311), (312) (313)
(311) (Ai)가 가 (313)
(400) (LATCH)가 가 (312) (305)
(306) LATCH (350)가 (BL1)

(200) (BL1)
(300) LATCH
(350)

(400) (, RDsp 가)

LRDVF 가 (314) (315) LATCH (316) NOR (314) (400) 2 NOR (RD
 3), (EVF), (PGVF2), (PGVF3), (RDsp)가 가 . NOR (314) , LRDVF 가
 가 , RD3 2 NAND (316) 3 , PGVF2 3
 . EVF . PGVF2 PG
 VF3 2 EEPROM 가
 . LRDVF 가
 4
 2 4
 (200)
 4 (200) (Spread)가 (low
 level) (high level) , EEPROM (200) (r
 ead mode) (200) (reset period) ()
 (sensing period) ()
 () , (200) (BL1) - (BLn) (300)
 (BL1) - (BLn) , 0V , (PGM) (DCB) ()
 , 0V (, Vcc) (BL1) - (BLn) (Ai)가
 (0V) (Vcc) , (304), (308) (309) - .
 (304) (308) , (BL1) - (BLn) (300) (350)
 (BL1) - (BLn) 0V , (350) (314) (318)

() , (200) (RDsp)가
 (0V) (, Vcc) , (SSL),
 (GSL), (, (WL2) - (WLm)) , (Ai) (,
 6V) (DCB) (PGM) . ()
 , WL1) , 0V . (304) (311) -
 (308) (309) - , , (312) (306)

(400) NOR (314) 가 RD3, EVF, PGVF2 PGVF3 (2
 00) (200) RDsp 가 , (400) NOR
 (314) , NOR (315) LRDVF 가 ()
) , (LATCH) (, LRDVF가
) (313)

old voltage), (WL1) , -2.7V, 가 (BL1) (M1)가 (negative thresh
 (306) (on cell) ('1') , (M1)
 (CSL) , (BL1) (303) - (shu
 t - off) (, 1.5V) . 가 (305) (312) - .
 , (400) 가 LRDVF 가 .
 (400) (LATCH) (313) - . ,
 (312)가 - , (350) (307) (310)

ive) , (WL1) (BL1) (M1)가 (posit
 , 1.3V, 가 (off cell) ('0') , (M1)
 (306) (M1)
 (303) shut - off (, 1.5V) . 가 (305) (BL1) (312) -
 .

, LRDVF 가 (400) (LATCH)
 (313) - . (311), (312) (313)
 (350) (310) (350) (307) (310)
 310) (307) , RDsp 가 ()
 (200) .

NAND EEPROM , , 5 μS .
 , (200) , 15 μS(3*5 μS) .
 , (200)
 , 1/3 .

가
 / / / / /


(57)


1.

가 / ; 가
 / :
 / 가 /
 / ;
 / /
 / , , / /
 / , / /
 / . / /


2.

;
 ;
 1 ,
 2 ;
 2 ,





3



4

