



(51) International Patent Classification:
H04N 7/24 (2011.01)

(21) International Application Number:
PCT/CN2017/110388

(22) International Filing Date:
10 November 2017 (10.11.2017)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
62/419,989 10 November 2016 (10.11.2016) US
15/806,632 08 November 2017 (08.11.2017) US

(71) Applicant: **MEDIATEK INC.** [CN/CN]; No. 1, Dusing Rd. 1st, Science-Based Industrial Park, Hsin-Chu, Taiwan 300 (CN).

(72) Inventors: **HUANG, Han**; 373 River Oak Cir. Apt. 816, San Jose 95134 (US). **LIU, Shan**; 1155 Nevada Ave., San Jose, CA 95125 (US). **HSU, Chih-Wei**; 7F., No. 226, Guanxin Rd., East Dist., Hsinchu City, Taiwan 300 (CN).

(74) Agent: **BEIJING SANYOU INTELLECTUAL PROPERTY AGENCY LTD.**; 16th Fl., Block A, Corporate Square, No. 35 Jinrong Street, Beijing 100033 (CN).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM,

AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:
— with international search report (Art. 21(3))

(54) Title: METHOD AND APPARATUS OF VIDEO CODING




FIG. 6

(57) Abstract: Aspects of the disclosure provide a method of video coding includes receiving input data associated with a first block and a second block of an image frame. The method further includes identifying a reference size and performing a deblocking process if it is determined that the deblocking process is to be performed. The performing the deblocking process may include processing pixels adjacent to the block boundary using a first set of deblocking filter settings if a first block size of the first block and a second block size of the second block are greater than the reference size, and processing the pixels using a second set of deblocking filter settings if the first block size or the second block size is not greater than the reference size.

WO 2018/086576 A1

METHOD AND APPARATUS OF VIDEO CODING

CROSS REFERENCE TO RELATED APPLICATIONS

This present disclosure claims the benefit of U.S. Provisional Application No. 62/419,989, "Methods and apparatus for deblocking filter" filed on November 10, 2016, which is incorporated herein by reference in its entirety.

FIELD OF INVENTION

The disclosed embodiments relate generally to a video coding system, and, more particularly, to a method and an apparatus of video coding by selecting a set of deblocking filter settings based on block sizes.

BACKGROUND OF THE INVENTION

The background description provided herein is for the purpose of generally presenting the context of the disclosure. Work of the presently named inventors, to the extent the work is described in this background section, as well as aspects of the description that may not otherwise qualify as prior art at the time of filing, are neither expressly nor impliedly admitted as prior art against the present disclosure.

Many video coding standards include dividing an image frame of an input video into one or more coding units. In general, a coding unit may include a prediction unit that has a luma block and at least two corresponding chroma blocks. When encoding an original image of a block, the original image of the block can be divided into a prediction portion and a residual portion of the block according to a predetermined video coding standard. When decoding the block, a reconstructed image of the block can be obtained by generating and combining the prediction portion and the residual portion of the block according to the same predetermined video coding standard. At the block boundaries where various blocks abut, blocking artifacts may be observable in the decoded image frame, and thus a deblocking process may be performed on pixels adjacent to the block boundaries in order to improve the image quality of the decoded image frame.

SUMMARY OF THE INVENTION

Aspects of the disclosure provide a method of video coding includes receiving input data associated with a first block and a second block of an image frame. The first block and the second block define a block boundary therebetween, the block boundary extends along a first direction, the first block has a first block size along a second direction different from the first direction, and the second block has a second block size along the second direction. The method further includes identifying a reference size along the second direction for coding the image frame, determining, by a processing circuit of a video coding apparatus, whether to perform a deblocking process on pixels adjacent to the block boundary, and performing, by the processing circuit of the video coding apparatus, the deblocking process if it is determined that the deblocking process is to be performed. The performing of deblocking process may include processing the pixels adjacent to the block boundary using a first set of deblocking filter settings if the first block size and the second block size are greater than the reference size, the first set of deblocking filter settings using at most a first number of pixels on each side of the block boundary, and processing the pixels adjacent to the block boundary using a second set of deblocking filter settings if the first block size or the second block size is not greater than the reference size, the second set of deblocking filter settings using at most a second number of pixels on each side of the block boundary. The second number is less than the first number.

In one embodiment, the reference size may be N pixels, N being a positive integer, and the second number may be equal to or less than $N/2$.

In one embodiment, the second set of filter settings may include weak filter settings and strong filter settings. In some examples, the weak filter settings of the second set of deblocking filters uses at most $N/2$ pixels on each side of the block boundary, and the strong filter settings of the second set of deblocking filters uses at most $N/2$ pixels on each side of the block boundary. In some examples, the weak filter settings of the second set of deblocking filters uses at most $N/4$ sample on each side of the block boundary, and the strong filter settings of the second set of deblocking filters uses at most $N/2$ pixels on each side of

the block boundary.

In one embodiment, a line of pixels along the second direction includes two pixels, p0 and p1, of the first block and two pixels, q0 and q1, of the second block, where p0 and q0 are adjacent to the block boundary, p1 is next to p0, and q1 is next to q0. The weak filter settings may include generating a new value p0' to replace p0 according to

$$p0' = (3 * p1 + 7 * p0 + 9 * q0 - 3 * q1 + 8) \gg 4, \text{ and the strong filter settings may include generating a new value } p0' \text{ to replace } p0 \text{ according to } p0' = (p1 + 2 * p0 + 2 * q0 - q1 + 2) \gg 2.$$

In one embodiment, the second set of deblocking filters may include unified filter settings that uses at most N/2 pixels on each side of the block boundary.

Aspects of the disclosure further provide a video coding apparatus that includes a processing circuit that is configured to receive input data associated with a first block and a second block of an image frame. The first block and the second block define a block boundary therebetween, the block boundary extends along a first direction, the first block has a first block size along a second direction different from the first direction, and the second block has a second block size along the second direction. The processing circuit is further configured to identify a reference size along the second direction for coding the image frame, determine whether to perform a deblocking process on pixels adjacent to the block boundary, and perform the deblocking process if it is determined that the deblocking process is to be performed. The processing circuit may be further configured to process the pixels adjacent to the block boundary using a first set of deblocking filter settings if the first block size and the second block size are greater than the reference size, the first set of deblocking filter settings using at most a first number of pixels on each side of the block boundary, and process the pixels adjacent to the block boundary using a second set of deblocking filter settings if the first block size or the second block size is not greater than the reference size, the second set of deblocking filter settings using at most a second number of pixels on each side of the block boundary. The second number is less than the first number.

Aspects of the disclosure further provide a non-transitory computer readable medium storing program instructions for causing a processing circuit of an apparatus to perform a video coding method. The method includes receiving input data associated with a first block and a second block of an image frame. The first block and the second block define a block boundary therebetween, the block boundary extends along a first direction, the first block has a first block size along a second direction different from the first direction, and the second block has a second block size along the second direction. The method further includes identifying a reference size along the second direction for coding the image frame, determining, by a processing circuit of a video coding apparatus, whether to perform a deblocking process on pixels adjacent to the block boundary, and performing, by the processing circuit of the video coding apparatus, the deblocking process if it is determined that the deblocking process is to be performed. The performing the deblocking process may include processing the pixels adjacent to the block boundary using a first set of deblocking filter settings if the first block size and the second block size are greater than the reference size, the first set of deblocking filter settings using at most a first number of pixels on each side of the block boundary, and processing the pixels adjacent to the block boundary using a second set of deblocking filter settings if the first block size or the second block size is not greater than the reference size, the second set of deblocking filter settings using at most a second number of pixels on each side of the block boundary. The second number is less than the first number.

BRIEF DESCRIPTION OF THE DRAWINGS

Various embodiments of this disclosure that are proposed as examples will be described in detail with reference to the following figures, wherein like numerals reference like elements, and wherein:

Fig. 1 shows a functional block diagram of an exemplary video coding system according to an embodiment of the disclosure;

Fig. 2 shows a diagram of two exemplary blocks that define a block boundary extending therebetween along a vertical direction for illustrating a deblocking process according to an embodiment of the disclosure;

Fig. 3 shows a diagram of two exemplary blocks that define a block boundary extending therebetween along a horizontal direction for illustrating a deblocking process according to an embodiment of the disclosure;

Fig. 4 shows a functional block diagram of an exemplary encoding circuit in the video coding system in Fig. 1 according to an embodiment of the disclosure;

Fig. 5 shows a functional block diagram of an exemplary decoding circuit in the video coding system in Fig. 1 according to an embodiment of the disclosure;

Fig. 6 shows a flow chart outlining an exemplary video encoding process, including determining whether to perform a deblocking process and how to perform the deblocking process, according to an embodiment of the disclosure;

5 Fig. 7 shows a flow chart outlining an exemplary video decoding process, including determining whether to perform a deblocking process and how to perform the deblocking process, according to an embodiment of the disclosure;

Fig. 8 shows a flow chart outlining an exemplary process for determining whether to perform a deblocking process on pixels adjacent to a particular block boundary according to an embodiment of the disclosure;

10 Fig. 9A shows a flow chart outlining an exemplary process for performing a deblocking process according to an embodiment of the disclosure; and

Fig. 9B shows a flow chart outlining another exemplary process for performing a deblocking process according to an embodiment of the disclosure.

DETAILED DESCRIPTION

15 In accordance with the present disclosure, an encoding controller or a decoding controller may select a suitable set of deblocking filter settings according to block sizes of two adjacent blocks that define a current block boundary and a reference size N. In some embodiments, when one of the block sizes of the two adjacent blocks is not greater than the reference size N, a particular set of deblocking filter settings that uses less pixels on both sides of the block boundary than a normal set of deblocking filter settings is selected in order to avoid interferences among deblocking processes corresponding to neighboring
20 block boundaries.

Fig. 1 shows a functional block diagram of an exemplary video coding system 100 according to an embodiment of the disclosure. The video coding system 100 includes a processing circuit for video encoding (i.e., an encoding circuit) 110 and a processing circuit for video decoding (i.e., a decoding circuit) 120. The encoding circuit 110 receives input frames 102 as input data and generates encoded video data 104 by encoding the input frames 102. The decoding circuit 120 receives the encoded
25 video data 104 as input data and generates output frames 106 by decoding the encoded video data 104. The video coding system 100 may be implemented by one or more video coding devices that can include the encoding circuit 110, the decoding circuit 120, or both the encoding circuit 110 and decoding circuit 120.

The encoding circuit 110 may include at least a frame reconstruction module 112, a deblocking module 114, and an encoding controller 116, where the encoding controller 116 may further include a filter setting selector 118. In some examples,
30 the encoding controller 116 may divide an input image frame 102 into various blocks and then can determine coding parameters for each block. For example, the encoding controller 116 may divide the input image frame 102 into one or more coding tree units (CTUs), each CTU may be further divided into one or more coding blocks, and each coding block may be a combination of a prediction portion and a residue portion. In some examples, a prediction portion may be coded using Intra-Prediction or Inter-Prediction. Intra-Prediction corresponds to generating a predictor of a prediction block by extrapolating samples of neighboring
35 pixels adjacent to the prediction block based on a prediction mode. Inter-Prediction corresponds to generating a predictor of a prediction block by a reference block from a reference image frame. The encoding controller 116 then can determine a set of coding parameters for coding the input image frame, and the set of coding parameters may include the prediction parameters and the encoded residue portions.

The encoding controller 116 can further control the frame reconstruction module 112 to generate a reconstructed image frame that corresponds to the input image frame 102 based on the determined set of coding parameters. The frame reconstruction module 112 can forward the reconstructed image frame to the deblocking module 114, where a deblocking process may be performed on the reconstructed image frame in order to minimize the visual effects caused by blocking artifacts. The filter setting selector 118 of the encoding controller 116 can determine a set of deblocking filter settings and send the set of deblocking filter settings to the deblocking module 114 for performing the deblocking process. In some examples, the resulting image frame from the deblocking module 114 may be stored and used as a reference image for encoding subsequent input image frames.
40
45

Furthermore, the encoding controller 116 can generate the encoded video data 104 based on at least the determined set of

coding parameters and/or control information regarding determining the set of deblocking filter settings for processing the reconstructed frame.

In some examples, the filter setting selector 118 and the deblocking module 114 are configured to perform the deblocking process on the reconstructed image frame by checking block boundaries of the reconstructed image frame and perform the deblocking process on pixels adjacent to the respective block boundaries one after another. For example, for processing a current block boundary of the reconstructed image frame, the encoding controller 116 can identify a first block and a second block of the reconstructed image frame, where the first block abuts the second block at the current block boundary. The current block boundary may extend along a first direction. The first block may have a first block size, in units of pixels, along a second direction different from the first direction. Also, the second block may have a second block size, in units of pixels, along the second direction. The encoding controller 116 can identify a corresponding reference size N, also in units of pixels, along the second direction for coding the image frame. One of the first direction and the second direction may be a vertical direction, and the other one of the first direction and the second direction may be a horizontal direction.

The deblocking module 114 may determine whether to perform a deblocking process for the current block boundary, i.e., processing pixels of the first block and/or pixels of the second block adjacent to the current block boundary. If it is determined that the deblocking process for the current block boundary is to be performed, the filter setting selector 118 may select a suitable set of deblocking filter settings for performing the deblocking process based on the reference size N, the first block size, and the second block size.

For example, the pixels of the first block and the pixels of the second block adjacent to the current block boundary may be processed using a first set of deblocking filter settings if the first block size and the second block size are greater than the reference size N. Also, the pixels of the first block and the pixels of the second block adjacent to the current block boundary may be processed using a second set of deblocking filter settings if the first block size and the second block size are not all greater than the reference size N. In some examples, the first set of deblocking filter settings uses at most a first number of pixels on each side of the block boundary, the second set of deblocking filter settings uses at most a second number of pixels on each side of the block boundary, and the second number is less than the first number. In some examples, the second number can be equal to or less than $N/2$.

In some examples, when the first and second blocks are to be decoded in parallel using different processing threads, only the pixels of the first or second block of a current thread is processed using the selected set of deblocking filter settings at a time.

The reference size N may correspond to a minimum block size for a coding block. In some examples, the reference size N may correspond to a minimum block size for performing a deblocking process, which may be the same or greater than the minimum block size for a coding block. The minimum block size for a coding block or the minimum block size for performing a deblocking process can be defined in a video coding standard and/or signaled using the encoded video data. For example, the reference size N may be set to 4, 8, or 16 pixels.

The first set of deblocking filter settings may include weak filter settings and strong filter settings. In the first set of deblocking filter settings, the weak filter settings may correspond to a lower order filter or a filter that uses fewer taps than the strong filter settings. To process the pixels of the first block and/or the pixels of the second block using the first set of deblocking filter settings, the deblocking module 114 may determine a value representing a spatial activity of the pixels adjacent to the current block boundary. The deblocking module 114 may apply the strong filter settings if the determined value representing the spatial activity is less than a threshold, and applying the weak filter settings if the determined value representing the spatial activity is equal to or greater than the threshold. The value representing the spatial activity may be determined based on a predetermined number of pixels on both sides of the current boundary and located in one or more lines of pixels along the second direction. In some examples, a smaller value may represent a flatter image feature.

In some examples, the weak filter settings of the first set of deblocking filters may use at most N or more pixels on each side of the current block boundary, and the strong filter settings of the first set of deblocking filters may also use at most N or more pixels on each side of the current block boundary.

In one example, the second set of deblocking filter settings may include corresponding weak filter settings and strong filter settings. In the second set of deblocking filter settings, the weak filter settings may correspond to a lower order filter or a filter

that uses fewer taps than the strong filter settings. To process the pixels of the first block and/or the pixels of the second block using the second set of deblocking filter settings, the deblocking module 114 may also determine a value representing the spatial activity of the pixels adjacent to the current block boundary. The deblocking module 114 may apply the strong filter settings if the determined value representing the spatial activity is less than a threshold, and applying the weak filter settings if the

In some examples, the weak filter settings of the second set of deblocking filters may use at most $N/2$ pixels on each side of the current block boundary, and the strong filter settings of the second set of deblocking filters may also use at most $N/2$ pixels on each side of the current block boundary. In other examples, the weak filter settings of the second set of deblocking filters may use at most $N/4$ pixels on each side of the current block boundary, and the strong filter settings of the second set of deblocking

In yet another example, the second set of deblocking filter settings may include unified filter settings that uses at most $N/2$ pixels on each side of the current block boundary. In such scenario, to process the pixels of the first block and/or the pixels of the second block using the second set of deblocking filter settings, the deblocking module 114 may apply the unified filter settings regardless of the spatial activity of the pixels adjacent to the current block boundary.

When applying the weak filter settings of the first set of deblocking filter settings or the second set of deblocking filter settings, the deblocking process may be performed in a line-by-line basis. For example, the deblocking module 114 may determine another value representing the spatial activity corresponding to a particular line of pixels along the second direction. In some examples, more pixels in a particular line will be processed using the selected set of deblocking filter settings when the spatial activity of the particular line indicates a flatter spatial activity.

For example, the deblocking module 114 may process a first pixel of the first block and/or a first pixel of the second block in the line that is adjacent to the block boundary using the weak filter settings. The deblocking module 114 may process a second pixel of the first block and/or a second pixel of the second block in the line that is next to the respective first pixel using the weak filter settings if the value representing the spatial activity of the line is less than a threshold. The deblocking module 114 may determine to skip processing the second pixels if the value representing the spatial activity of the line is equal to or greater than the threshold. Also, in some examples, the deblocking process that applies the unified filter settings of the second set of deblocking filter settings may be performed in a line-by-line basis similar to applying the weak filter settings.

In one example, assuming a line of pixels along the second direction includes four pixels, p_0 , p_1 , p_2 , and p_3 , of the first block and four pixels, and q_0 , q_1 , q_2 , and q_3 , of the second block. Pixels p_0 and q_0 are adjacent to the current block boundary, pixels p_0 , p_1 , p_2 , and p_3 are next to one another and so ordered from close to far from the current block boundary, and pixels q_0 , q_1 , q_2 , and q_3 are next to one another and so ordered from close to far from the current block boundary.

The weak filter settings of the first set of deblocking filter settings may include generating a new value p_0' to replace p_0 according to

$$p_0' = (3 * p_1 + 7 * p_0 + 9 * q_0 - 3 * q_1 + 8) \gg 4,$$

and generating a new value p_1' to replace p_1 according to

$$p_1' = (8 * p_2 + 19 * p_1 - p_0 + 9 * q_0 - 3 * q_1 + 16) \gg 5.$$

In some examples, generating new values q_0' and/or q_1' to replace q_0 and/or q_1 may be performed according to the above similar operations with 'p' and 'q' swapped, such as

$$q_0' = (3 * q_1 + 7 * q_0 + 9 * p_0 - 3 * p_1 + 8) \gg 4, \text{ and}$$

$$q_1' = (8 * q_2 + 19 * q_1 - q_0 + 9 * p_0 - 3 * p_1 + 16) \gg 5.$$

The strong filter settings of the first set of deblocking filter settings may include generating a new value p_0' to replace p_0 according to

$$p_0' = (p_2 + 2 * p_1 + 2 * p_0 + 2 * q_0 + q_1 + 4) \gg 3,$$

generating a new value p_1' to replace p_1 according to

$$p_1' = (p_2 + p_1 + p_0 - q_0 + 2) \gg 2,$$

and generating a new value p_2' to replace p_2 according to

$$p2' = (2 * p3 + 3 * p2 + p1 + p0 + 4) \gg 3.$$

In some examples, generating new values $q0'$, $q1'$, and/or $q2'$ to replace $q0$, $q1$, and/or $q2$ may be performed according to the above similar operations with 'p' and 'q' swapped, such as

$$q0' = (q2 + 2 * q1 + 2 * q0 + 2 * p0 + p1 + 4) \gg 3,$$

$$5 \quad q1' = (q2 + q1 + q0 - p0 + 2) \gg 2,$$

$$q2' = (2 * q3 + 3 * q2 + q1 + q0 + 4) \gg 3.$$

The weak filter settings of the second set of deblocking filter settings may include generating a new value $p0'$ to replace $p0$ according to

$$p0' = (3 * p1 + 7 * p0 + 9 * q0 - 3 * q1 + 8) \gg 4$$

10 and generating a new value $q0'$ to replace $q0$ according to

$$q0' = (3 * q1 + 7 * q0 + 9 * p0 - 3 * p1 + 8) \gg 4.$$

The strong filter settings of the second set of deblocking filter settings may include generating a new value $p0'$ to replace $p0$ according to

$$p0' = (p1 + 2 * p0 + 2 * q0 - q1 + 2) \gg 2$$

and generating a new value $q0'$ to replace $q0$ according to

$$15 \quad q0' = (q1 + 2 * q0 + 2 * p0 - p1 + 2) \gg 2.$$

Of course, the aforementioned filter settings are used as non-limiting examples. The first set of filter settings and the second set of filter settings may include other suitable filter settings. Also, additional operations, such as a clipping operation or other suitable operations, may be performed as part of a deblocking process.

20 In some examples, whether to enable selecting different sets of filter settings and/or which filter settings are available may be defined in a video coding standard and/or signaled using the control information included in the encoded video data 104.

Although the filter setting selector 118 is depicted in Fig. 1 as part of the encoding controller 116, the filter setting selector 118 may be implemented as a stand-alone controller or as part of the deblocking module 114. The operations of the filter setting selector 118 and the deblocking module 114 are further illustrated using examples with reference to Figs. 2-3.

25 The decoding circuit 120 may include at least a frame reconstruction module 122, a deblocking module 124, and a decoding controller 126, where the decoding controller 126 may further include a filter setting selector 128. In some examples, the decoding controller 126 may receive the encoded video data 104 from the encoding circuit 110 and extract or derive a set of coding parameters and/or control information regarding the selection of a suitable set of deblocking filter settings for decoding a current image frame. The decoding controller 126 can further control the frame reconstruction module 122 to generate a reconstructed image frame, which may include various blocks each has a prediction portion and a residue portion generated based on the set of coding parameters.

30 The frame reconstruction module 122 can forward the reconstructed image frame to the deblocking module 124, where a deblocking process may be performed on the reconstructed frame in order to minimize the visual effects caused by blocking artifacts. The filter setting selector 128 of the decoding controller 126 can determine a set of filter settings and send the selected set of filter settings to the deblocking module 124 for performing the deblocking process. In some examples, the resulting image frame from the deblocking module 124 may be stored and output as output frames and/or used as a reference image for decoding subsequent image frames.

35 In some examples, the filter setting selector 128 and the deblocking module 124 are configured to perform the deblocking process on the reconstructed image frame in a manner similar to the operations of the filter setting selector 118 and the deblocking module 114, and detailed description thereof is thus omitted. Also, although the filter setting selector 128 is depicted in Fig. 1 as part of the decoding controller 126, the filter setting selector 128 may be implemented as a stand-alone controller or as part of the deblocking module 124.

40 Moreover, an image frame to be encoded or decoded can be divided into different coding tree units that correspond to different color space components. The deblocking process for a luma component of the image frame may be performed as

described above. The deblocking process for a chroma component of the image frame may be performed as described above or may be performed using a simplified set of filter settings that uses at most N/2 pixels on each side of the block boundary. In at least one non-limiting example, the simplified set of filter settings may include generating a new value p0' to replace p0 according to

5
$$p0' = (p1 + 4 * p0 + 4 * q0 - q1 + 4) \gg 3$$
 and
 generating a new value q0' to replace q0 according to

$$q0' = (q1 + 4 * q0 + 4 * p0 - p1 + 4) \gg 3.$$

10 In operation, the encoding controller 116 of the encoding circuit 110 receives an input frame 102 and determines coding parameters for coding the input image frame. The frame reconstruction module 112 generates a reconstructed image frame based on the determined coding parameters. The filter setting selector 118 and the deblocking module 114 perform a deblocking process on the reconstructed image frame from the frame reconstruction module 112 by identifying block boundaries and the corresponding adjacent blocks of the reconstructed image frame and then process the pixels adjacent to the block boundaries one block boundary at a time. The filter setting selector 118 can determine a suitable set of filter settings based on a reference size N and the block sizes of the blocks that define a current block boundary and determine how to process the pixels adjacent to the current block boundaries as described above.
 15

Fig. 2 shows a diagram of two exemplary blocks 210 and 220 that define a block boundary 230 extending therebetween along a vertical direction 240 for illustrating a deblocking process according to an embodiment of the disclosure. Fig. 2 shows 16 pixels p00-p33 of the block 210 and 16 pixels q00-q33 of the block 220, which may constitute the entire or a portion of the blocks 210 and 220, respectively.

20 During a deblocking process, a deblocking module, such as the deblocking module 114 or 124 in Fig. 1, may identify boundaries in a reconstructed image frame, where each boundary is defined between two adjacent blocks of the reconstructed image frame. A filter setting selector, such as the filter setting selector 118 or 128, can identify a reference size (e.g., N pixels) along a horizontal direction 250. For example, the reference size N may be 4 pixels in the examples illustrated with reference to Fig. 2.

25 The deblocking module 114 or 124 can first determine whether to perform a deblocking process on the pixels adjacent to the block boundary 230 by analyzing coding parameters for the blocks 210 and 220 and performing a feature analysis of the pixels. For example, the coding parameters for the blocks 210 and 220 may be analyzed such that a boundary strength (Bs) value can be assigned to the boundary 230 according to the following table.

<i>Conditions</i>	<i>Bs</i>
At least one of the blocks is Intra	2
At least one of the blocks has non-zero coded residual coefficient and boundary is a transform boundary	1
Absolute differences between corresponding spatial motion vector components of the two blocks are >= 1 in units of inter pixels	1
Motion-compensated prediction for the two blocks refers to different reference pictures or the number of motion vectors is different for the two blocks	1
Otherwise	0

30 In some examples, if the coding parameters for the blocks 210 and 220 indicate that the boundary strength value of the boundary 230 is zero, then the deblocking process for the boundary 230 may be skipped. If the boundary strength value of the boundary 230 is one or greater, then the deblocking module 114 or 124 can further determine whether the deblocking process for the boundary 230 should be performed based on a feature analysis to determine if the boundary 230 is more likely to correspond to an image feature thus the deblocking process may be skipped in order to preserve the image feature.

35 For example, for the feature analysis, the deblocking module 114 or 124 can select two lines of pixels along the horizontal direction and select four pixels on each line on each side of the block boundary 230, such as pixels p00, p01, p02, p03, q00, q01, q02, and q03 of a first line in Fig. 2 and pixels p30, p31, p32, p33, q30, q31, q32, and q33 of a fourth line in Fig. 2, to determine a derivation value that represents spatial activity of the pixels adjacent to the block boundary 230. If the derivation value is equal

to or greater than a predetermined threshold, it is determined that the block boundary 230 may correspond to an image feature and thus the deblocking process may be skipped. If the derivation value is less than the predetermined threshold, it is determined that the deblocking process for the block boundary 230 is to be performed.

The filter setting selector 118 or 128 can then select a suitable set of filtering settings for the blocks 210 and 220 based on a block size and the reference size N.

In one example, if block 210 has a block size along the horizontal direction (i.e., a block width) of 8 or more pixels, and block 220 has a block size along the horizontal direction of 8 or more pixels. Both the block widths of the blocks 210 and 220 are greater than N (=4 pixels in this example). Therefore, the filter setting selector 118 or 128 can select a first set of filter settings for processing the pixels adjacent to the boundary 230. In some examples, the first set of filter settings can use more than two pixels on each side of the block boundary 230. In the example illustrated with reference to Fig. 1, the first set of filter settings includes weak filter settings that may use at most four (4) pixels on each side of the block boundary 230 and strong filter settings that also may use at most four (4) pixels on each side of the block boundary 230.

In another example, if block 210 has a block width of 4 pixels, and block 220 has a block width of 8 or more pixels, one of the block widths is thus not greater than the N (=4 pixels in this example). Therefore, the filter setting selector 118 or 128 can select a second set of filter settings for processing the pixels adjacent to the boundary 230. In some examples, the first set of filter settings can use at most a first number of pixels on each side of the block boundary 230, the second set of filter settings can use at most a second number of pixels on each side of the block boundary 230, and the second number is less than the first number.

In some examples, the second set of filter settings include weak filter settings that may use at most N/2 pixels on each side of the block boundary 230 and strong filter settings that may also use at most N/2 pixels on each side of the block boundary 230. In other examples, the second set of filter settings include weak filter settings that may use at most N/4 pixels on each side of the block boundary 230 and strong filter settings that may also use at most N/2 pixels on each side of the block boundary 230. In yet another example, the second set of filter settings include unified filter settings that may use at most N/2 pixels on each side of the block boundary 230.

After the filter setting selector 118 or 128 determine a suitable set of filter settings for processing the pixels adjacent to the boundary 230, the deblocking module 114 or 124 can perform the deblocking process on the pixels based on the selected set of filter settings. For example, the deblocking module 114 or 124, if applicable, can first determine whether to apply the strong filter settings or the weak filter settings based on a first spatial activity of the pixels. In some examples, the first spatial activity may be determined by analyze the pixels used during the feature analysis described above. If a first value representing the first spatial activity is less than a threshold, it is determined that the pixels correspond to a low spatial activity region or a flatter region such that blocking distortions may be more observable than the corresponding image features. Therefore, the deblocking module 114 or 124 may apply the strong filter settings. Otherwise, the deblocking module 114 or 124 may apply the weak filter settings, where the deblocking module 114 or 124 may process the first pixels adjacent to the boundary and determine whether to process the second pixels next to the first pixels based on a second spatial activity of a corresponding line of pixels along the horizontal direction 250.

Fig. 3 shows a diagram of a portion of two exemplary blocks 310 and 320 that define a block boundary 330 extending therebetween along a horizontal direction 350 for illustrating a deblocking process according to an embodiment of the disclosure. Fig. 3 shows 16 pixels p00-p33 of the block 310 and 16 pixels q00-q33 of the block 320, which may constitute the entire or a portion of the blocks 310 and 320, respectively.

The deblocking process for the pixels adjacent to the block boundary 330 may be performed in a manner similar to the deblocking process for the pixels adjacent to the block boundary 230 as illustrated with reference to Fig. 2, except for the different orientations of the block boundaries and lines of pixels. For example, the deblocking module 114 or 124 can first determine whether to perform a deblocking process on the pixels adjacent to the block boundary 330 by analyzing coding parameters for the blocks 310 and 320 and a feature analysis of the pixels as described with reference to Fig. 2. The filter setting selector 118 or 128 can then select a suitable set of filtering settings for the blocks 310 and 320 based on a block size along the vertical direction 340 and the reference size N as illustrated with reference to Fig. 2.

In one example, if block 310 has a block size along the vertical direction (i.e., a block height) of 8 or more pixels, and block

320 has a block size along the vertical direction of 8 or more pixels. Both the block heights of the blocks 310 and 320 are greater than N (=4 pixels in this example). Therefore, the filter setting selector 118 or 128 can select a first set of filter settings for processing the pixels adjacent to the boundary 330. In another example, if block 310 has a block height of 4 pixels, and block 320 has a block height of 8 or more pixels, one of the block heights is not greater than the N (=4 pixels in this example). Therefore, the filter setting selector 118 or 128 can select a second set of filter settings for processing the pixels adjacent to the boundary 330.

After the filter setting selector 118 or 128 determine a suitable set of filter settings for processing the pixels adjacent to the boundary 230, the deblocking module 114 or 124 can perform the deblocking process on the pixels based on the selected set of filter settings as illustrated with reference to Fig. 2.

Fig. 4 shows a functional block diagram of an exemplary encoding circuit 410 in a video coding system, such as the encoding circuit 110 in the video coding system 100 in Fig. 1, according to an embodiment of the disclosure. Fig. 4 is a simplified illustration of the encoding circuit 410 and thus may not show all the details and variations of the encoding circuit 410.

The encoding circuit 410 includes a frame reconstruction module 412, a deblocking module 414, an encoding controller 416, and a filter setting selector 418 in the encoding controller 416, which may correspond to the frame reconstruction module 112, the deblocking module 114, the encoding controller 116, and the filter setting selector 118 in Fig. 1, respectively. The encoding circuit 410 also includes an inter prediction module 432, an intra prediction module 434, an adder 436, a residue encoder 438, a memory 450, and a processor 460.

The encoding controller 416 supervises the operations of the frame reconstruction module 412, the deblocking module 414, the inter prediction module 432, the intra prediction module 434, the adder 436, and/or the residue encoder 438. The encoding controller 416 may instruct the inter prediction module 432 and/or the intra prediction module 434 to divide each input frame 402 into blocks and to determine the prediction scheme, prediction mode, and/or corresponding prediction parameters for each block. The encoding controller 416 may select one of the inter prediction module 432 and/or the intra prediction module 434 to output a corresponding final predictor of a current block to the adder 436. The adder 436 receives an original image of the current block and the final predictor of the current block and outputs a residual portion of the current block by subtracting the final predictor from the original image of the current block. The residue encoder 438 receives and encodes the residual portion of the current block. The encoding controller 416 may generate the encoded video data 404 based on the prediction parameters from the inter prediction module 432 and/or the intra prediction module 434 and the output from the residue encoder 438.

The frame reconstruction module 412 may receive the final predictor from the inter prediction module 432 and/or the intra prediction module 434 and a reconstructed residual portion of the current block from the residue encoder 438. Based on such information, the frame reconstruction module 412 may generate reconstructed blocks and collect all the reconstructed blocks into a reconstructed image frame that corresponds to a current input image frame 402. The frame reconstruction module 412 may output the reconstructed blocks to the intra prediction module 434 as reference pixels for intra prediction of a next block or image frame. The frame reconstruction module 412 may output the reconstructed image frame to the deblocking module 414 for further deblocking process.

Also, the filter setting selector 418 determines a suitable set of filter settings for processing the reconstructed image frame as described with reference to Figs. 1-3. The deblocking module 414 receives the reconstructed image frame from the frame reconstruction module 412 and performs a deblocking process using the determined set of filter settings as described with reference to Figs. 1-3. The deblocking module 414 can output the processed image frame, where the reconstructed image frame may be filtered in whole or in part or not filtered at all as described with reference to Figs. 1-3, to the memory 450. The processed image frame can be stored in the memory 450 and is accessible by the inter prediction module 432 as a reference frame for inter prediction of a next block or image frame.

Moreover, as shown in Fig. 4, the processor 460 is electrically coupled with the memory 450 and can be configured to execute program instructions stored in the memory 450 to perform various functions. The processor 460 can include a single or multiple processing cores. Various components of the encoding circuit 410, such as the encoding controller 116, the frame reconstruction module 412, the deblocking module 414, the inter prediction module 432, the intra prediction module 434, the adder 436, and/or the residue encoder 438, may be implemented by hardware components, the processor 460 executing the

program instructions, or a combination thereof. Of course, the processor 460 can also execute program instructions to control receiving of the input frames 402 and the output of the encoded video data 404. In some examples, the processor 460 can execute program instructions to perform functions that may not be directly related to encoding the encoded video data 404.

The memory 450 can be used to store the program instructions, information corresponding to the prediction parameters reconstructed blocks, input frames, and/or intermediate data for performing various functions of the encoding circuit 410. In some examples, the memory 450 includes a non-transitory computer readable medium, such as a semiconductor or solid-state memory, a random access memory (RAM), a read-only memory (ROM), a hard disk, an optical disk, or other suitable storage medium. In some embodiments, the memory 450 includes a combination of two or more of the non-transitory computer readable mediums listed above.

Fig. 5 shows a functional block diagram of an exemplary decoding circuit 520 in a video coding system, such as the decoding circuit 120 in the video coding system 100 in Fig. 1, according to an embodiment of the disclosure. Fig. 5 is a simplified illustration of the decoding circuit 520 and thus may not show all the details and variations of the decoding circuit 520.

The decoding circuit 520 includes a frame reconstruction module 522, a deblocking module 524, a decoding controller 526, and a filter setting selector 528 in the decoding controller 526, which may correspond to the frame reconstruction module 122, the deblocking module 124, the decoding controller 126, and the filter setting selector 128 in Fig. 1, respectively. The decoding circuit 520 also includes an inter prediction module 532, an intra prediction module 534, a residue decoder 538, a memory 550, and a processor 560.

The decoding controller 526 receives and analyzes the encoded video data 504 and extracts residue information and prediction parameters for decoding various blocks of a current image frame. For each block, the decoding controller 526 can instruct the inter prediction module 532 or the intra prediction module 534 to generate a prediction portion of the block and can instruct the residue decoder 538 to generate a residue portion of the block. The frame reconstruction module 522 can receive the prediction portions and residue portions of various blocks of the current image frame and generate reconstructed blocks by combining the respective prediction portions and residue portions. The frame reconstruction module 522 may collect all the reconstructed blocks into a reconstructed image frame that corresponds to the current input image frame. The frame reconstruction module 522 may output the reconstructed blocks to the intra prediction module 534 as reference pixels for intra prediction of a next block or image frame. The frame reconstruction module 522 may output the reconstructed image frame to the deblocking module 524 for further deblocking process.

The filter setting selector 528, like the filter setting selector 418 in Fig. 4, may determine a suitable set of filter settings for processing the reconstructed image frame as described with reference to Figs. 1-3. The deblocking module 524 receives the reconstructed image frame from the frame reconstruction module 522 and performs a deblocking process using the determined set of filter settings as described with reference to Figs. 1-3. The deblocking module 524 can output the processed image frame, where the reconstructed image frame may be filtered in whole or in part or not filtered at all as described with reference to Figs. 1-3, to the memory 550. The processed image frame can be stored in the memory 550 and is accessible by the inter prediction module 532 as a reference frame for inter prediction of a next block or image frame. Also, the processed image frame can be output from the memory 550 as an output image frame 506.

Moreover, as shown in Fig. 5, the processor 560 is electrically coupled with the memory 550 and can be configured to execute program instructions stored in the memory 550 to perform various functions. The processor 560 can include a single or multiple processing cores. Various components of the decoding circuit 520, such as the decoding controller 526, the frame reconstruction module 522, the deblocking module 524, the inter prediction module 532, the intra prediction module 534, and/or the residue decoder 538, may be implemented by hardware components, the processor 560 executing the program instructions, or a combination thereof. Of course, the processor 560 can also execute program instructions to control receiving of the encoded video data 504 and the output of the output image frames 506. In some examples, the processor 560 can execute program instructions to perform functions that may not be directly related to decoding the encoded video data 504.

The memory 550 can be used to store the program instructions, information corresponding to the prediction parameters reconstructed blocks, input frames, and/or intermediate data for performing various functions of the decoding circuit 510. In some examples, the memory 550 includes a non-transitory computer readable medium, such as a semiconductor or solid-state

memory, a random access memory (RAM), a read-only memory (ROM), a hard disk, an optical disk, or other suitable storage medium. In some embodiments, the memory 550 includes a combination of two or more of the non-transitory computer readable mediums listed above.

Moreover, the encoding circuit 410 in Fig. 4 and the decoding circuit 520 in Fig. 5 may be implemented in the same electronic device, and various components of the encoding circuit 410 and the decoding circuit 520 may be shared or reused. For example, one or more of the memory 450, processor 460, intra prediction module 432, intra prediction module 434, filter setting selector 418, and deblocking module 414 in the encoding circuit 410 may also be used to function as the memory 550, processor 560, intra prediction module 532, intra prediction module 534, filter setting selector 528, and deblocking module 524 in Fig. 5, respectively.

Fig. 6 shows a flow chart outlining an exemplary video encoding process 600, including determining whether to perform a deblocking process and how to perform the deblocking process, according to an embodiment of the disclosure. The process 600 may be performed by an encoding circuit, such as the encoding circuit 110 in Fig. 1 or the encoding circuit 410 in Fig. 4. It is understood that additional operations may be performed before, during, and/or after the process 600 depicted in Fig. 6. The process 600 starts at S601 and proceeds to S610.

At S610, input data regarding an input image frame is received. The input image frame may be divided into various blocks for further encoding processes. A set of coding parameters may be determined for encoding the image frame. For example, the encoding circuit 110 or 410 may receive an input image frame, and the encoding controller 116 or 416 may work with the inter prediction module 432, the intra prediction module 434, and the residue encoder 438 to determine a set of coding parameters for encoding the input image frame.

At S620, a reconstructed image frame corresponding to the input image frame is generated. The reconstructed image frame may include a first block and a second block, where the first block and the second block define a block boundary therebetween extending along a first direction, such as a vertical direction or a horizontal direction. For example, the frame reconstruction module 112 or 412 may generate a reconstructed image frame that includes two adjacent blocks 210 and 220 that define a block boundary 230, or two adjacent blocks 310 and 320 that define a block boundary 330.

At S630, a reference size N along a second direction different from the first direction is identified. In some examples, the reference size N may correspond to a minimum block size for a coding block. In some examples, the reference size N may correspond to a minimum block size for performing a deblocking process, which may be the same or greater than the minimum block size for a coding block. In some examples, the encoding controller 116 or 416 may identify the reference size N according to a predetermined video coding standard. In the examples illustrated with reference to Figs. 2 and 3, the reference size N may be set to 4 pixels.

At S640, it is determined whether a deblocking process is to be performed on the pixels adjacent to the block boundary. An exemplary implementation of S640 is further illustrated with reference to Fig. 8. If it is determined that the deblocking process is to be performed, the process proceeds to S650. Otherwise, the process proceeds to S680. For example, the deblocking module 114 or 414 can determine whether to perform the deblocking process by analyzing coding parameters for the blocks and performing a feature analysis of the pixels adjacent to the boundary as illustrated with reference to Fig. 2.

At S650, it is determined whether a first block size of the first block along the second direction and a second block size of the second block along the second direction are both greater than the reference size N. If both the first and second block sizes are greater than the reference size N, the process proceeds to S660. If one of the first and second block sizes is not greater than the reference size N, the process proceeds to S670. For example, the filter setting selector 118 or 418 can determine whether both the first and second block sizes are greater than the reference size N as illustrated with reference to Figs. 1-4.

At S660, because both the first and second block sizes are greater than the reference size N, a first set of filter settings is selected for processing the pixels adjacent to the block boundary. The first set of filter settings may use at most S1 samples on each side of the block boundary. For example, the filter setting selector 118 or 418 can select a first set of filter settings in response to the decision that both the first and second block sizes are greater than the reference size N as illustrated with reference to Figs. 1-4. The deblocking module 114 or 414 can perform the deblocking process using the first set of filter settings as illustrated with reference to Figs. 1-4.

At S670, because one of the first and second block sizes is not greater than the reference size N, a second set of filter settings is selected for processing the pixels adjacent to the block boundary. The second set of filter settings may use at most S2 samples on each side of the block boundary, where S2 is less than S1. For example, the filter setting selector 118 or 418 can select a second set of filter settings in response to the decision that one of the first and second block sizes is not greater than the reference size N as illustrated with reference to Figs. 1-4. The deblocking module 114 or 414 can perform the deblocking process using the second set of filter settings as illustrated with reference to Figs. 1-4.

At S680, no deblocking process is performed on the pixels adjacent to the block boundary.

In some examples, S630 to S680 may be repetitively performed to process every block boundary in the reconstructed image frame until all the block boundaries are processed by either S660, S670, or S680.

At S690, the input image frame is encoded for output. In some examples, a processed reconstructed image frame that includes the processed pixels is stored in a memory as a reference image frame for performing an inter prediction on a next block or a next image frame. For example, the memory 450 stores the processed reconstructed image frame from the deblocking module 414, which is made accessible to the inter prediction module 432 for a future inter prediction process.

After S690, the process proceeds to S699 and terminates.

Fig. 7 shows a flow chart outlining an exemplary video decoding process 700, including determining whether to perform a deblocking process and how to perform the deblocking process, according to an embodiment of the disclosure. The process 700 may be performed by a decoding circuit, such as the decoding circuit 120 in Fig. 1 or the decoding circuit 520 in Fig. 5. It is understood that additional operations may be performed before, during, and/or after the process 700 depicted in Fig. 7. The process 700 starts at S701 and proceeds to S710.

At S710, input data, such as encoded video data regarding decoding an image frame is received. The image frame may include plural blocks to be decoded. A set of coding parameters may be extracted from the encoded video data for decoding the image frame. For example, the decoding circuit 120 or 520 may receive the encoded video data, and the decoding controller 126 or 526 may extract coding parameters from the encoded video data, either explicitly provided or implicitly derived, for various blocks of an image frame.

At S720, a reconstructed image frame corresponding to the image frame is generated. The reconstructed blocks of the various blocks of the image frame are generated based on the coding parameters thereof, and the reconstructed blocks are collected to become a reconstructed frame. The reconstructed image frame may include a first block and a second block, where the first block and the second block define a block boundary therebetween extending along a first direction, such as a vertical direction or a horizontal direction. For example, the decoding controller 126 or 526 may work with the inter prediction module 532, the intra prediction module 534, and the residue decoder 538 to generate prediction portions and residue portions of the blocks of the image frame. The frame reconstruction module 122 or 422 may generate reconstructed blocks based on the prediction portions from the inter prediction module 532 and/or the intra prediction module 534 and the residue portions from the residue decoder 538. The frame reconstruction module 122 or 422 may further generate a reconstructed image frame based on the reconstructed blocks, which includes two adjacent blocks 210 and 220 that define a block boundary 230, or two adjacent blocks 310 and 320 that define a block boundary 330.

At S730, a reference size N along a second direction different from the first direction is identified. In some examples, the reference size N may correspond to a minimum block size for a coding block. In some examples, the reference size N may correspond to a minimum block size for performing a deblocking process, which may be the same or greater than the minimum block size for a coding block. In some examples, the decoding controller 126 or 526 may identify the reference size N according to a predetermined video coding standard. For example, the decoding controller 126 or 526 may identify the reference size N as explicitly provided in the encoded video data or implicitly derived according to the predetermined video coding standard based on the information provided in the encoded video data. In the examples illustrated with reference to Figs. 2 and 3, the reference size N may be set to 4 pixels.

At S740, it is determined whether a deblocking process is to be performed on the pixels adjacent to the block boundary. In some examples, S740 may be performed in a manner similar to S640, which is further illustrated with reference to Fig. 8. If it is determined that the deblocking process is to be performed, the process proceeds to S750. Otherwise, the process proceeds to

S780. For example, the deblocking module 124 or 524 can determine whether to perform the deblocking process by analyzing coding parameters for the blocks and performing a feature analysis of the pixels adjacent to the boundary as illustrated with reference to Fig. 2.

At S750, it is determined whether a first block size of the first block along the second direction and a second block size of the second block along the second direction are both greater than the reference size N. If both the first and second block sizes are greater than the reference size N, the process proceeds to S760. If one of the first and second block sizes is not greater than the reference size N, the process proceeds to S770. For example, the filter setting selector 128 or 528 can determine whether both the first and second block sizes are greater than the reference size N as illustrated with reference to Figs. 1-3 and 5.

At S760, because both the first and second block sizes are greater than the reference size N, a first set of filter settings is selected for processing the pixels adjacent to the block boundary. The first set of filter settings may use at most S1 samples on each side of the block boundary. For example, the filter setting selector 128 or 528 can select a first set of filter settings in response to the decision that both the first and second block sizes are greater than the reference size N as illustrated with reference to Figs. 1-3 and 5. The deblocking module 124 or 524 can perform the deblocking process using the first set of filter settings as illustrated with reference to Figs. 1-3 and 5.

At S770, because one of the first and second block sizes is not greater than the reference size N, a second set of filter settings is selected for processing the pixels adjacent to the block boundary. The second set of filter settings may use at most S2 samples on each side of the block boundary, where S2 is less than S1. For example, the filter setting selector 128 or 528 can select a second set of filter settings in response to the decision that one of the first and second block sizes is not greater than the reference size N as illustrated with reference to Figs. 1-3 and 5. The deblocking module 124 or 524 can perform the deblocking process using the second set of filter settings as illustrated with reference to Figs. 1-3 and 5.

At S780, no deblocking process is performed on the pixels adjacent to the block boundary.

In some examples, S730 to S780 may be repetitively performed to process every block boundary in the reconstructed image frame until all the block boundaries are processed by either S760, S770, or S780.

At S790, the processed reconstructed image frame, including the pixels processed by either S760, S770, or S780, is stored in a memory for output as the decoded image frame. In some examples, a processed reconstructed image frame that includes the processed pixels is stored in the memory as a reference image frame for decoding a next block or a next image frame using an inter prediction. For example, the memory 550 stores the processed reconstructed image frame from the deblocking module 524, which is to be output as an output image frame and is made accessible to the inter prediction module 532 for a future inter prediction process.

After S790, the process proceeds to S799 and terminates.

Fig. 8 shows a flow chart outlining an exemplary process 840 for determining whether to perform a deblocking process on pixels adjacent to a particular block boundary according to an embodiment of the disclosure. The process 840 may correspond to S640 in Fig. 6 and/or S740 in Fig. 7. It is understood that additional operations may be performed before, during, and/or after the process 840 depicted in Fig. 8. After S630 or S730, the process proceeds to S842.

At S842, it is determined whether the deblocking process on the pixels adjacent to the current block boundary may be skipped for a reason in accordance with a predetermined standard. In some examples, if a block has two block boundaries extending along a first direction and has a block size along a second direction that is not greater than the reference number N, the deblocking process for one of the corresponding block boundaries may be skipped. If it is determined that the deblocking process on the pixels adjacent to the current block boundary should be skipped, the process proceeds to S680 or S780. Otherwise, the process proceeds to S844. In some examples, S842 may be omitted, and the process proceeds to S844 from S630 or S730.

At S844, it is determined whether the deblocking process is to be performed on the pixels adjacent to a current block boundary based on coding parameters of a first and second blocks that define the current block boundary. After analyzing the coding parameters, if it is determined that the deblocking process may be performed, the process proceeds to S846. Otherwise, if it is determined that the deblocking process can be skipped, the process proceeds to S680 or S780. For example, the deblocking module 114 or 124 can determine whether to perform a deblocking process on the pixels adjacent to the block boundary 230 by analyzing coding parameters for the blocks 210 and 220 as illustrated with reference to Fig. 2.

At S846, it is determined whether the deblocking process is to be performed on the pixels adjacent to a current block boundary based on a feature analysis of the pixels. After analyzing the pixels adjacent to the current block boundary, it is determined whether the block boundary corresponds to an image feature or a smooth portion of the image frame that is likely to be affected by blocking artifacts. If it is determined that the deblocking process is to be performed, the process proceeds to S650 or S750. Otherwise, if it is determined that the block boundary corresponds to a feature in the image frame and thus deblocking process can be skipped, the process proceeds to S680 or S780. For example, the deblocking module 114 or 124 can determine whether to perform a deblocking process on the pixels adjacent to the block boundary 230 by analyzing the pixels adjacent to the block boundary 230 as illustrated with reference to Fig. 2.

Fig. 9A shows a flow chart outlining an exemplary process 900A for performing a deblocking process according to an embodiment of the disclosure. The process 900A may be performed by a deblocking module, such as the deblocking module 114 or 124 in Fig. 1, the deblocking module 414 in Fig. 4, or the deblocking module 524 in Fig. 5. In some examples, the process 900A may be used to implement S660 or S670 in Fig. 6 or S760 or S770 in Fig. 7, where the selected set of filter settings include strong filter settings and weak filter settings. It is understood that additional operations may be performed before, during, and/or after the process 900A depicted in Fig. 9A. The process 900A starts at S901 and proceeds to S910.

At S910, it is determined whether a first value representing first spatial activity is determined. For example, the deblocking module 114, 124, 414, or 524 may determine the first spatial activity as illustrated with reference to Fig. 2.

At S920, it is determined whether the first value representing the first spatial activity is less than a first threshold. If the first value representing the first spatial activity is less than the first threshold, the process proceeds to S930. Otherwise, the process proceeds to S940. At S930, because the pixels adjacent to the current block boundary is determined to be more likely in a flatter region and thus the stronger filter settings of a selected set of filter settings may be applied. For example, the deblocking module 114, 124, 414, or 524 may determine whether to apply the strong filter settings as illustrated with reference to Fig. 2.

The weak filter settings may be applied in a line-by-line basis. At S940A, for each line of pixels, the pixel p0 of a first block and the pixel q0 of a second block that are immediately adjacent to the block boundary defined by the first and second blocks are processed using the weak filter settings. For examples, the pixels p00 and q00 for the line of pixels that includes p00-p03 and q00-q03 in Fig. 2 or Fig. 3 may be processed using the weak filter settings; the pixels p10 and q10 for the line of pixels that includes p10-p13 and q10-q13 may be processed using the weak filter settings; the pixels p20 and q20 for the line of pixels that includes p20-p23 and q20-q23 may be processed using the weak filter settings; and the pixels p30 and q30 for the line of pixels that includes p30-p33 and q30-q33 may be processed using the weak filter settings.

At S950A, it is further determined whether to apply the weak filter settings to the pixel p1 of the first block and the pixel q1 of the second block that are next to the pixels p0 and q0, respectively. A second value representing to second spatial activity corresponding to the line of pixels may be determined. If the second value is less than a second threshold, the deblocking process for the pixels p1 and q2 may be skipped and the process proceeds to S970A. Otherwise, the process proceeds to S960A.

At S960A, the pixels p1 and q1 are processed based on the weak filter settings. For examples, the pixels p01 and q01 for the line of pixels that includes p00-p03 and q00-q03 in Fig. 2 or Fig. 3 may be processed using the weak filter settings; the pixels p11 and q11 for the line of pixels that includes p10-p13 and q10-q13 may be processed using the weak filter settings; the pixels p21 and q21 for the line of pixels that includes p20-p23 and q20-q23 may be processed using the weak filter settings; and the pixels p31 and q31 for the line of pixels that includes p30-p33 and q30-q33 may be processed using the weak filter settings.

At S970A, if all lines of pixels corresponding to the current block boundary are processed, the process proceeds to S999. Otherwise, the process proceeds to S940A to process a next line of pixels.

After S970A or S930, the process proceeds to S999 and terminates.

Fig. 9B shows a flow chart outlining another exemplary process 900B for performing a deblocking process according to an embodiment of the disclosure. The process 900B may be performed by a deblocking module, such as the deblocking module 114 or 124 in Fig. 1, the deblocking module 414 in Fig. 4, or the deblocking module 524 in Fig. 5. In some examples, the process 900B may be used to implement S660 or S670 in Fig. 6 or S760 or S770 in Fig. 7, where the selected set of filter settings include unified filter settings. It is understood that additional operations may be performed before, during, and/or after the process 900B depicted in Fig. 9B. The unified filter settings may be applied in a line-by-line basis in a manner similar to applying the weak

filter settings in S940A-S970A. The process 900B starts at S901 and proceeds to S940B.

5 At S940B, for each line of pixels, the pixel p0 of a first block and the pixel q0 of a second block that are immediately adjacent to the block boundary defined by the first and second blocks are processed using the unified filter settings. For examples, the pixels p00 and q00 for the line of pixels that includes p00-p03 and q00-q03 in Fig. 2 or Fig. 3 may be processed using the unified filter settings; the pixels p10 and q10 for the line of pixels that includes p10-p13 and q10-q13 may be processed using the unified filter settings; the pixels p20 and q20 for the line of pixels that includes p20-p23 and q20-q23 may be processed using the unified filter settings; and the pixels p30 and q30 for the line of pixels that includes p30-p33 and q30-q33 may be processed using the unified filter settings.

10 At S950B, it is further determined whether to apply the unified filter settings to the pixel p1 of the first block and the pixel q1 of the second block that are next to the pixels p0 and q0, respectively. A value representing to spatial activity corresponding to the line of pixels may be determined. If the second value is less than a second threshold, the deblocking process for the pixels p1 and q2 may be skipped and the process proceeds to S970B. Otherwise, the process proceeds to S960B.

15 At S960B, the pixels p1 and q1 are processed based on the unified filter settings. For examples, the pixels p01 and q01 for the line of pixels that includes p00-p03 and q00-q03 in Fig. 2 or Fig. 3 may be processed using the unified filter settings; the pixels p11 and q11 for the line of pixels that includes p10-p13 and q10-q13 may be processed using the unified filter settings; the pixels p21 and q21 for the line of pixels that includes p20-p23 and q20-q23 may be processed using the unified filter settings; and the pixels p31 and q31 for the line of pixels that includes p30-p33 and q30-q33 may be processed using the unified filter settings.

20 At S970B, if all lines of pixels corresponding to the current block boundary are processed, the process proceeds to S999. Otherwise, the process proceeds to S940B to process a next line of pixels.

After S970B, the process proceeds to S999 and terminates.

25 While aspects of the present disclosure have been described in conjunction with the specific embodiments thereof that are proposed as examples, alternatives, modifications, and variations to the examples may be made. Accordingly, embodiments as set forth herein are intended to be illustrative and not limiting. There are changes that may be made without departing from the scope of the claims set forth below.

CLAIMS

1. A method of video coding, comprising:

receiving input data associated with a first block and a second block of an image frame, the first block and the second block defining a block boundary therebetween, the block boundary extending along a first direction, the first block having a first block size along a second direction different from the first direction, and the second block having a second block size along the second direction;

identifying a reference size along the second direction for coding the image frame;

determining, by a processing circuit of a video coding apparatus, whether to perform a deblocking process on pixels adjacent to the block boundary; and

performing, by the processing circuit of the video coding apparatus, the deblocking process if it is determined that the deblocking process is to be performed, including

processing the pixels adjacent to the block boundary using a first set of deblocking filter settings if the first block size and the second block size are greater than the reference size, the first set of deblocking filter settings using at most a first number of pixels on each side of the block boundary; and

processing the pixels adjacent to the block boundary using a second set of deblocking filter settings if the first block size or the second block size is not greater than the reference size, the second set of deblocking filter settings using at most a second number of pixels on each side of the block boundary, and the second number being less than the first number.

2. The method of video coding according to claim 1, wherein the reference size is N pixels, N being a positive integer, and the second number is equal to or less than $N/2$.

3. The method of video coding according to claim 2, wherein the second set of filter settings includes weak filter settings and strong filter settings, and the processing the pixels if the first block size or the second block size is not greater the reference size comprises:

applying the strong filter settings if a first value representing first spatial activity corresponding to the pixels adjacent to the block boundary is less than a first threshold; and

applying the weak filter settings if the first value representing the first spatial activity corresponding to the pixels adjacent to the block boundary is equal to or greater than the first threshold.

4. The method of video coding according to claim 3, wherein the applying the weak filter settings is performed in a line-by-line basis and comprises:

determining a second value representing second spatial activity corresponding to a line of pixels along the second direction;

processing a first pixel of the first block in the line that is adjacent to the block boundary using the weak filter settings;

processing a second pixel of the first block in the line that is next to the first pixel using the weak filter settings if the second value representing the second spatial activity is less than a second threshold; and

skipping processing the second pixel of the first block if the second value representing the second spatial activity is equal to or greater than the second threshold.

5. The method of video coding according to claim 3, wherein the weak filter settings of the second set of deblocking filters uses at most $N/2$ pixels on each side of the block boundary, and the strong filter settings of the second set of deblocking filters uses at most $N/2$ pixels on each side of the block boundary.

6. The method of video coding according to claim 5, wherein

a line of pixels along the second direction includes two pixels, p_0 and p_1 , of the first block and two pixels, q_0 and q_1 , of the second block,

p0 and q0 are adjacent to the block boundary,

p1 is next to p0,

q1 is next to q0,

the weak filter settings include generating a new value p0' to replace p0 according to

5 $p0' = (3 * p1 + 7 * p0 + 9 * q0 - 3 * q1 + 8) \gg 4$, and

the strong filter settings include generating a new value p0' to replace p0 according to

$p0' = (p1 + 2 * p0 + 2 * q0 - q1 + 2) \gg 2$.

7. The method of video coding according to claim 3, wherein

10 the weak filter settings of the second set of deblocking filters uses at most N/4 sample on each side of the block boundary,
and

the strong filter settings of the second set of deblocking filters uses at most N/2 pixels on each side of the block boundary.

8. The method of video coding according to claim 2, wherein

15 the second set of deblocking filters includes unified filter settings that uses at most N/2 pixels on each side of the block
boundary, and

the processing the pixels if the first block size or the second block size is not greater the reference size comprises applying
the unified filter settings.

20 9. The method of video coding according to claim 8, wherein the applying the unified filter settings is performed in a line-
by-line basis and comprises:

determining a second value representing second spatial activity corresponding to a line of pixels along the second direction;

processing a first pixel of the first block in the line that is adjacent to the block boundary using the unified filter settings;

25 processing a second pixel of the first block in the line that is next to the first pixel using the unified filter settings if the
second value representing the second spatial activity is less than a second threshold; and

skipping processing the second pixel of the first block if the second value representing the second spatial activity is equal to
or greater than the second threshold.

30 10. The method of video coding according to claim 1, wherein the reference size along the second direction for coding the
image frame corresponds to a minimum block size along the second direction.

11. The method of video coding according to claim 1, wherein

the input data include encoded video data of the image frame, and

35 the method further comprises extracting the reference size from the encoded video data.

12. The method of video coding according to claim 1, further comprising:

generating encoded video data of the image frame, and

including in the encoded video data information regarding the reference size.

40 13. A video coding apparatus, comprising:

a processing circuit configured to:

receive input data associated with a first block and a second block of an image frame, the first block and the second
block defining a block boundary therebetween, the block boundary extending along a first direction, the first block having
a first block size along a second direction different from the first direction, and the second block having a second block
45 size along the second direction;

identify a reference size along the second direction for coding the image frame;

determine whether to perform a deblocking process on pixels adjacent to the block boundary;

and

perform the deblocking process if it is determined that the deblocking process is to be performed, including

5 processing the pixels adjacent to the block boundary using a first set of deblocking filter settings if the first block size and the second block size are greater than the reference size, the first set of deblocking filter settings using at most a first number of pixels on each side of the block boundary; and

10 processing the pixels adjacent to the block boundary using a second set of deblocking filter settings if the first block size or the second block size is not greater than the reference size, the second set of deblocking filter settings using at most a second number of pixels on each side of the block boundary, and the second number being less than the first number.

14. The video coding apparatus according to claim 13, wherein the reference size is N pixels, N being a positive integer, and the second number is equal to or less than $N/2$.

15. The video coding apparatus according to claim 14, wherein the second set of filter settings includes weak filter settings and strong filter settings, and the processing circuit is further configured to, if the first block size or the second block size is not greater the reference size, apply the strong filter settings if a first value representing first spatial activity corresponding to the block boundary is less than a first threshold, and apply the weak filter settings if the first value representing the first spatial activity corresponding to the block boundary is equal to or greater than the first threshold.

16. The video coding apparatus according to claim 15, wherein the processing circuit is configured to apply the weak filter settings in a line-by-line basis by determining a second value representing second spatial activity corresponding to a line of pixels along the second direction; processing a first pixel of the first block in the line that is adjacent to the block boundary using the weak filter settings; processing a second pixel of the first block in the line that is next to the first pixel using the weak filter settings if the second value representing the second spatial activity is less than a second threshold; and skipping processing the second pixel of the first block if the second value representing the second spatial activity is equal to or greater than the second threshold.

17. The video coding apparatus according to claim 14, wherein the second set of filter settings includes unified filter settings that uses at most $N/2$ pixels on each side of the block boundary, and the processing circuit is further configured to, if the first block size or the second block size is not greater the reference size, apply the unified filter settings.

18. A non-transitory computer readable medium storing program instructions for causing a processing circuit of an apparatus to perform a video coding method, and the method comprising: receiving input data associated with a first block and a second block of an image frame, the first block and the second block defining a block boundary therebetween, the block boundary extending along a first direction, the first block having a first block size along a second direction different from the first direction, and the second block having a second block size along the second direction; identifying a reference size along the second direction for coding the image frame;

determining, by a processing circuit of a video coding apparatus, whether to perform a deblocking process on pixels adjacent to the block boundary; and

performing, by the processing circuit of the video coding apparatus, the deblocking process if it is determined that the deblocking process is to be performed, including

5 processing the pixels adjacent to the block boundary using a first set of deblocking filter settings if the first block size and the second block size are greater than the reference size, the first set of deblocking filter settings using at most a first number of pixels on each side of the block boundary; and

10 processing the pixels adjacent to the block boundary using a second set of deblocking filter settings if the first block size or the second block size is not greater than the reference size, the second set of deblocking filter settings using at most a second number of pixels on each side of the block boundary, and the second number being less than the first number.

19. The non-transitory computer readable medium according to claim 18, wherein

the reference size is N pixels, N being a positive integer,

15 the second set of filter settings includes weak filter settings and strong filter settings that both use at most $N/2$ pixels on each side of the block boundary, and

the processing the pixels if the first block size or the second block size is not greater the reference size comprises:

 applying the strong filter settings if a first value representing first spatial activity corresponding to the block boundary is less than a first threshold; and

20 applying the weak filter settings if the first value representing the first spatial activity corresponding to the block boundary is equal to or greater than the first threshold.

20. The non-transitory computer readable medium according to claim 18, wherein

the reference size is N pixels, N being a positive integer,

25 the second set of deblocking filters includes unified filter settings that uses at most $N/2$ pixels on each side of the block boundary, and

the processing the pixels if the first block size or the second block size is not greater the reference size comprises applying the unified filter settings.




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7

840




FIG. 8




FIG. 9A




FIG. 9B

INTERNATIONAL SEARCH REPORT

International application No.

PCT/CN2017/110388

A. CLASSIFICATION OF SUBJECT MATTER		
H04N 7/24(2011.01)i		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED		
Minimum documentation searched (classification system followed by classification symbols)		
H04N		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)		
CNKI,CNPAT,WPLEPODOC,IEEE: video, code, image, frame, pixel, block, size, deblocking, filter, boundary, reference, number		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	WO 2012096614 A2 (TELEFONAKTIEBOLAGET L M ERICSSON PUBL) 19 July 2012 (2012-07-19) description, page 6, line 1 to page 12, line 24, figures 3-4	1-20
A	US 2009245351 A1 (KABUSHIKI KAISHA TOSHIBA) 01 October 2009 (2009-10-01) the whole document	1-20
A	US 8345777 B2 (SAMSUNG ELECTRONICS CO., LTD. ET AL.) 01 January 2013 (2013-01-01) the whole document	1-20
A	WO 2006041305 A1 (TANDBERG TELECOM AS) 20 April 2006 (2006-04-20) the whole document	1-20
A	US 2014233660 A1 (SONY CORPORATION) 21 August 2014 (2014-08-21) the whole document	1-20
A	WO 03094498 A2 (THOMSON LICENSING S.A.) 13 November 2003 (2003-11-13) the whole document	1-20
<input type="checkbox"/> Further documents are listed in the continuation of Box C. <input checked="" type="checkbox"/> See patent family annex.		
* Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier application or patent but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family		
Date of the actual completion of the international search		Date of mailing of the international search report
27 December 2017		26 January 2018
Name and mailing address of the ISA/CN		Authorized officer
STATE INTELLECTUAL PROPERTY OFFICE OF THE P.R.CHINA 6, Xitucheng Rd., Jimen Bridge, Haidian District, Beijing 100088 China		ZHANG,Xuan
Facsimile No. (86-10)62019451		Telephone No. (86-10)61648236

INTERNATIONAL SEARCH REPORT
Information on patent family members

International application No.

PCT/CN2017/110388

Patent document cited in search report			Publication date (day/month/year)	Patent family member(s)			Publication date (day/month/year)				
WO	2012096614	A2	19 July 2012	US	2013294525	A1	07 November 2013				
				EP	2664139	A2	20 November 2013				
				WO	2012096614	A3	12 September 2013				
				US	9565436	B2	07 February 2017				

US	2009245351	A1	01 October 2009	JP	2009246432	A	22 October 2009				
				JP	2009266942	A	12 October 2009				
				JP	4896915	B2	14 March 2012				

US	8345777	B2	01 January 2013	CN	101543074	A	23 September 2009				
				CN	101543074	B	31 August 2011				
				EP	2084906	A4	22 June 2011				
				JP	2010510748	A	02 April 2010				
				KR	20080046537	A	27 May 2008				
				EP	2084906	A1	05 August 2009				
				MX	2009005017	A	20 May 2009				
				WO	2008062994	A1	29 May 2008				
				US	2008117981	A1	22 May 2008				
				JP	5491187	B2	14 May 2014				
				KR	101370287	B1	07 March 2014				

				WO	2006041305	A1	20 April 2006	EP	1805994	A4	11 November 2009
US	2011122955	A1	26 May 2011								
NO	322722	B1	04 December 2006								
US	2008025632	A1	31 January 2008								
CN	101040532	A	19 September 2007								
EP	1805994	A1	11 July 2007								
CN	101040532	B	23 June 2010								
US	2012093236	A1	19 April 2012								
US	7903744	B2	08 March 2011								
US	8644394	B2	04 February 2014								
NO	20051721	D0	07 April 2005								
EP	1805994	B1	10 May 2017								
NO	20051721	A	18 April 2006								
US	2006078048	A1	13 April 2006								
US	8165223	B2	24 April 2012								
US	7283588	B2	16 October 2007								

US	2014233660	A1	21 August 2014	CN	103891284	A	25 June 2014				
				WO	2013061852	A1	02 May 2013				
				JP	2013093792	A	16 May 2013				

WO	03094498	A2	13 November 2003	US	2003206664	A1	06 November 2003				
				EP	1500207	A2	26 January 2005				
				MX	PA04010857	A	14 February 2005				
				BR	0304656	A	06 July 2004				
				AU	2003224957	A1	17 November 2003				
				CN	100370837	C	20 February 2008				
				KR	100942628	B1	17 February 2010				
				JP	2005524347	A	11 August 2005				
				JP	4518390	B2	04 August 2010				
				CN	1659794	A	24 August 2005				
				US	6907079	B2	14 June 2005				
				EP	1500207	A4	19 January 2011				

INTERNATIONAL SEARCH REPORT
Information on patent family members

International application No.

PCT/CN2017/110388

Patent document cited in search report	Publication date (day/month/year)	Patent family member(s)	Publication date (day/month/year)
		KR 20040106437 A	17 December 2004
		MY 136053 A	29 August 2008
		AU 2003224957 A8	17 November 2003
<hr/>			