

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
5 December 2002 (05.12.2002)

PCT

(10) International Publication Number
WO 02/097877 A1

(51) International Patent Classification⁷: **H01L 21/60**,
21/56, 23/50

(21) International Application Number: PCT/SG01/00107

(22) International Filing Date: 28 May 2001 (28.05.2001)

(25) Filing Language: English

(26) Publication Language: English

(71) Applicant (for all designated States except US): **INFINEON TECHNOLOGIES AG** [DE/DE]; St.-Martin-
Stasse 53, 81669 Munich (DE).

(72) Inventor; and

(75) Inventor/Applicant (for US only): **TAN, Loon, Lee**
[MY/SG]; 168 Kallang Way, Singapore 349253 (SG).

(74) Agent: **MCCALLUM, Graeme, David**; Lloyd Wise, Tan-
jong Pagar, P.O. Box 636, Singapore 910816 (GB).


(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:
— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: A METHOD OF PACKAGING A SEMICONDUCTOR CHIP



(57) Abstract: A method of packaging a semiconductor chip (2) includes forming metallic bumps (5) on electrical contact areas (3) on an active surface (4) of a semiconductor chip (2). The semiconductor chip (2) is inserted into a mold (18, 19) and an electrically insulating material (6) is molded across the active surface (4) between the metallic bumps (5). The chip (2) is then removed from the mold (18, 19).



WO 02/097877 A1

A METHOD OF PACKAGING A SEMICONDUCTOR CHIP

The invention relates to a method of packaging a semiconductor chip.

5 The term "flip chip" is used to refer to any semiconductor chip (or die) in which solder bumps are formed on bond pads of the chip and the bond pads are located on the active surface of the chip. When the flip chip is attached to a substrate, such as a printed circuit board (PCB), the solder bumps form the electrical contacts between the die pads and the electrical contact areas on the
10 substrate, and also provide the mechanical connection between the chip and the substrate. The flip chip is normally attached to the substrate by using a process known as re-flow which involves heating the solder bumps to melt the solder bumps and then allowing the melted solder bumps to cool so that the solder electrically and mechanically connects the die pads to the contact areas
15 on the substrate.

Conventionally, after a flip chip has been attached to a PCB by re-flow, there will be an air gap between the active surface of the chip and the surface of the PCB. It is necessary to fill the air gap to seal the active surface of the PCB to
20 minimise the possibility of contamination and damage during use. This is normally a relatively slow process as it requires an underfill material to be injected between the PCB and the active surface of the chip, and the gap between the active surface and the surface of the PCB is normally relatively small. Typically, of the order of 0.2mm to 0.4mm.

25

Due to the number of the bumps on a typical die, which may be in excess of hundred, the relatively small gap between the active surface of the die and the PCB and that the die pads on the die, and therefore the solder bumps, are relatively close together, it is also difficult to ensure that the entire air gap
5 between the active surface of the die and the surface of the PCB is properly underfilled and that there are no air gaps or bubbles in the underfill.

In accordance with a first aspect of the present invention, there is provided a method of packaging a semiconductor chip comprising forming metallic bumps
10 on electrical contact areas on an active surface of a semiconductor chip, inserting the semiconductor chip in a mold, molding an electrically insulating material across the active surface of the chip between the metallic bumps, and removing the chip from the mold.

15 An advantage of the invention is that by molding a material between the bumps and across the active surface of the chip prior to attachment of the chip to a substrate, it is possible to use conventional semiconductor chip molding techniques and materials to cover the active surface of the semiconductor chip.

20 Preferably, the molding is performed such that the molding material does not cover the metallic bumps. Typically, a portion of the metallic bumps is still exposed after molding.

Typically, a layer of material, such as a film of material, for example, an adhesive film, may be used to prevent the electrically insulating material covering the metallic bumps during molding.

- 5 Typically, a layer of material, such as a film of material, for example, an adhesive film may also be used to cover the non-active surface of the semiconductor chip during molding.

10 In one example of the invention, the electrically insulating material is molded onto the active surface of the chip prior to singulation of the chips from the wafer on which they are formed.

In an alternative example of the invention, the electrically insulating material is molded onto the active surface after singulation.

15

Preferably, the electrically insulating material is molded onto the active surface after a metallic bump height levelling process.

20 In accordance with a second aspect of the present invention, there is provided a semiconductor device comprising a semiconductor chip having an active surface and electrical contact areas located on the active surface, a metallic bump formed on each electrical contact area and an electrically insulating material covering the active surface between the metallic bumps, a portion of each metallic bump not being covered by the electrically insulating material.

25

Preferably, the electrically insulating material is a molding compound, such as an epoxy resin.

In accordance with a third aspect of the present invention, there is provided a
5 method of attaching a flip chip to a substrate, the method comprising molding
an electrically insulating material onto the active surface of the flip chip between
metallic bumps such that a portion of each metallic bump is not covered by the
molding material, and subsequently attaching the metallic bumps to electrical
contact areas on the substrate.

10

Typically, the substrate is a laminated substrate, such as a substrate having an
electrically insulating core material, for example, a glass fibre/epoxy resin core
material.

15 Preferably, the metallic bumps are connected to the electrical contact areas on
the substrate by heating the metallic bumps to cause the metallic bumps to melt
and subsequently cooling the metallic bumps so that the metallic bumps
attaches to the electrical contact areas on the substrate.

20 Typically, the metallic bumps are solder bumps.

An example of a semiconductor device in accordance with the invention will
now be described with reference to the accompanying drawings, in which:

25 Figure 1 is a cross-sectional view of an encapsulated flip chip;

Figure 2 is a flow diagram showing a first example of a process for packaging the flip chip shown in Figure 1;

Figure 3 is a plan view showing a molding step during the process of Figure 2;

5 Figure 4 is a cross-sectional view through the line BB of Figure 3;

Figure 5 is an enlarged schematic view of the flip chip after molding but before removal from a mold;

Figure 6 is a flow diagram showing a second example of a process for packaging the flip chip shown in Figure 1;

10 Figure 7 is a plan view showing a molding step in the process shown in Figure 6;

Figure 8 is a cross-sectional view through the line AA of Figure 7; and

Figure 9 is a cross-sectional view showing the encapsulated flip chip of Figure 1 mounted on a substrate.

15

Figure 1 shows a semiconductor flip chip package 1 according to the invention.

The package 1 includes a semiconductor chip 2 which has a number of bond pads 3 located on an active surface 4 of the chip 2. Formed on each of the

bond pads 3 is a solder bump 5 and molding compound 6, such as an epoxy

20 resin, is molded onto the active surface 4 between the solder bumps 5 to cover and protect the active surface 4 of the chip 2. As shown in Figure 1, surface 7

of the molding compound 6 is below the level of the solder bumps 5 so that the molding compound 6 does not cover the solder bumps 5. This is important to

ensure that at least a portion of each solder bump 5 remains exposed to permit

the solder bumps 5 to be used to mechanically and electrically connect the package 1 to a substrate.

In order to mold the molding compound 6 onto the active surface 4, a number of suitable molding techniques are possible. Figures 2 to 4 show a first molding process in which the molding compound is molded onto the active surface 4 before singulation of chip 2 from the wafer on which the chip 2 is formed.

Figures 5 to 7 show a second molding technique in which the molding compound is molded onto the active surface 4 of the chip 2 after singulation of the chip 2 from the wafer on which the chip 2 is formed.

Figure 2 is a flow diagram showing a first process for manufacturing the flip chip package 1 from the wafer stage through to surface mounting of the finished package on a substrate, such as a PCB. In the process, a wafer 10 including a number of semiconductor chips 2 is fabricated 11. Solder bumps 5 are then formed 12 on each bond pad of each conductor chip 2. After forming the bumps 5, the bumps 5 may vary in size. Therefore, a bump coining process 13 is performed to level out the bumps 5 so that they are all approximately the same height.

20

After bump coining 13, the wafer 10 undergoes a film molding process 14 which is shown in more detail in Figures 3 and 4. Figure 3 shows that the wafer 10 is positioned in a lower mold half 18. The wafer 10 is positioned in the lower mold half 18 so that the active surface 4 and bumps 5 are directed upwards towards an upper half 19 (see Figure 4). A layer of thin film 20 is used to line the lower

25

mold half 18 and is interposed between the non-active surface 8 of the chip 2 on the wafer 10 and the lower mold half 18. Another thin film 21 is used to line the upper mold half 19 and is interposed between the mold bumps 5 and the upper mold half 19. The mold compound 6 is located in a mold compound pot 5 25 in the lower mold half 18 above a mold compound plunger 22. When the mold halves 18, 19 are heated, the mold compound 6 melts and the mold plunger 22 is moved upwards to force the melted mold compound 6 through a mold gate 23 and into a main mold cavity 24 so that the mold compound 6 fills the mold cavity 24 and covers the active surface 4 of the chip 2 between the 10 bumps 5.

The presence of the film 20 minimises the mold compound 6 covering the non-active surface 8 of the chip 2 and the film 21 prevents the mold compound 6 from covering the solder bumps 5. The film 21 compresses slightly where the 15 bumps 5 contact the film 21 when the mold halves 18, 19 are closed, due to the pressure between the solder bumps and the mold half 19. The compression of the film 21 around the solder bumps 5 causes the level of the molding compound 6 to be below the level of the solder bumps 5. This is shown in Figure 5 which is an enlarged view of a chip 2 after molding but before removal 20 of the wafer 10 from the mold halves 18, 19.

After the film molding process 14, an optional deflashing process 15 can be performed on the wafer 10 to remove unwanted flashing of the mold compound on the wafer 10 prior to carrying out a sawing process 16 to singulate the wafer 25 10 to form the individual flip chip packages 1. After the sawing process 16, a

surface mount process 17 can be performed to mount the package 1 on a laminated substrate, such as a PCB 9, as shown in Figure 9. The mounting of the package 1 to the PCB 9 can be performed using a conventional reflow technique which involves heating the solder bumps 5 so that they melt and stick
5 to corresponding contact pads on the PCB 9.

Figure 6 shows a flow diagram illustrating a second process for manufacturing the package 1. The second process is similar to the first process, except that the wafer 10 is singulated before the film molding process. As shown in Figure
10 6, after the bump coining process 13, the wafer 10 undergoes a film attach and sawing process 20. This involves the wafer 10 being sawed into separate chips 2 and then attaching a thin adhesive film 23 to the non-active surface 8 of each chip 2. The chips 2 then undergo a film molding process 21 which is shown in more detail in Figures 7 and 8. As shown in Figures 7 and 8, a mold comprises
15 a lower mold half 44 and an upper mold half 45. The mold includes a number of mold cavities 46 which each accept one of the singulated chips 2. Each of the mold cavities 46 is connected to a mold compound pot 47 by a runner 48. The film 21 is again used to line the upper mold half 45 and the thin film 21 performs the same purpose as the film 21 used to line the upper mold half 19 shown in
20 Figure 4. That is, to ensure that the solder bumps 5 are not covered by the mold compound during molding and that the level of the molding compound is below the level of the bumps 5.

During molding, the mold halves 44, 45 are heated to cause the mold
25 compound 6 in the pot 47 to melt. Plunger 49 then pushes the melted mold

compound 6 through the runners 48 to the mold cavities 46 so that the mold compound is molded onto the active surface 4 of the chip 2 and around the solder bumps 5. The film 43 helps to minimise flashing of the mold compound 6 onto the non-active surface 8 of the chip 2.

5

After the film molding process 41 has been completed, the film 43 is detached 42 from the non-active surface 8 of the chips 2 and the chips may undergo an optional deflashing process 15.

10 After the optional deflashing process 15, or the film detach process 42, if the deflashing process is not used, the molded flip chip packages 1 are ready to be surface mounted 17 on a laminated substrate, such as the PCB 9 using conventional reflow techniques to attach the package 1 to the PCB 9, as shown in Figure 9.

15

The invention has the advantage that it uses conventional molding techniques to cover the active surface 4 of a flip chip 2 and does not require an underfill process to be used after mounting of the flip chip package 1 on the substrate, such as a PCB 9. In addition, the presence of the molding compound 6 may
20 help to reduce cracking of the solder bump/bond pad interface during solder reflow. Therefore, the invention mitigates the disadvantages associated with conventional underfill techniques.

CLAIMS

1. A method of packaging a semiconductor chip comprising forming metallic bumps on electrical contact areas on an active surface of a semiconductor chip,
5 inserting the semiconductor chip into a mold, molding an electrically insulating material across the active surface between the metallic bumps, and removing the chip from the mold.
2. A method according to claim 1, wherein the molding is performed such
10 that the molding material does not cover the metallic bumps.
3. A method according to claim 2, wherein a portion of the metallic bumps is still exposed after molding.
- 15 4. A method according to claim 2 or claim 3, wherein a first layer of material is placed over the metallic bumps during molding.
5. A method according to any of the preceding claims, wherein a second layer of material is placed over the non-active surface of the semiconductor chip
20 during molding.
6. A method according to any of the preceding claims, wherein the electrically insulating material is molded onto the active surface of the chip prior to separation of the chip from a wafer on which the chip is formed.

7. A method according to any of claims 1 to 5, wherein the electrically insulating material is molded onto the active surface of the chip after separation of the chip from a wafer on which the chip is formed.
- 5 8. A method according to any of the preceding claims, wherein the electrically insulating material is molded onto the active surface after a metallic bump height leveling process.
9. A semiconductor device comprising a semiconductor chip having an
10 active surface and electrical contact areas located on the active surface, a metallic bump formed on each electrical contact area and an electrically insulating material covering the active surface between the metallic bumps, a portion of each metallic bump not being covered by the electrically insulating material.
- 15
10. A semiconductor device according to claim 9, wherein the electrically insulating material is a molding compound.
11. A semiconductor device according to claim 10, wherein the molding
20 compound is an epoxy resin.
12. A semiconductor device according to any of claims 9 to 11, wherein the metallic bumps are solder bumps.

13. A method of attaching a flip chip to a substrate, the method comprising molding an electrically insulating material onto an active surface of the flip chip between metallic bumps formed on first electrical contact areas on the active surface such that a portion of each metallic bump is not covered by the molding material, and subsequently attaching the metallic bumps to second electrical contact areas on the substrate.

14. A method according to claim 13, wherein the substrate is a laminated substrate.

10

15. A method according to claim 13 or claim 14, wherein the metallic bumps are connected to the second electrical contact areas by heating the metallic bumps to cause the metallic bumps to melt and subsequently cooling the metallic bumps so that the metallic bumps attach to the second electrical contact areas.

15




Figure 1




Figure 2




Figure 3




Figure 4




Figure 5





Figure 6






Figure 7




Figure 8




Figure 9

INTERNATIONAL SEARCH REPORT

International application No.
PCT/SG 01/00107

CLASSIFICATION OF SUBJECT MATTER

IPC⁷: H01L 21/60,21/56,23/50

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC⁷: H01L 21/56, 21/60, 23/50

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

WPI Database

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5018003 A (M. YASUNAGA et al.) 21 May 1991 (21.05.91) <i>abstract; column 2, line 50 to column 3, line 37; claims; fig. 1-9.</i>	1,9,10,11
A	JP 2000 021906 A (SONY CORP) 21 January 2000 (21.01.00) (abstract) [online] [retrieved on 2002-03-04]. Retrieved from WPI Database. <i>abstract.</i>	1,9,10,11
A	KR 9702140 B (LG SEMICON CO LTD) 24 February 1997 (24.02.97) (abstract) [online] [retrieved on 2002-03-04]. Retrieved from: WPI Database <i>abstract.</i>	1,6
A	JP 2001 127094 A (NEC CORP) 11 May 2001 (11.05.01) (abstract) [online] [retrieved on 2002-03-04]. Retrieved from: WPI Database <i>abstract.</i>	13

 Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:

..A* document defining the general state of the art which is not considered to be of particular relevance

..E* earlier application or patent but published on or after the international filing date

..L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

..O* document referring to an oral disclosure, use, exhibition or other means

..P* document published prior to the international filing date but later than the priority date claimed

..T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

..X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

..Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

..&* document member of the same patent family

Date of the actual completion of the international search

4 March 2002 (04.03.2002)

Date of mailing of the international search report

19 April 2002 (19.04.2002)

Name and mailing address of the ISA/AT
Austrian Patent Office
Kohlmarkt 8-10; A-1014 Vienna
Facsimile No. 1/53424/535

Authorized officer

ERBER

Telephone No. 1/53424/410

INTERNATIONAL SEARCH REPORT

International application No.

PCT/SG 01/00107

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	JP 2001 118968 A (CITIZEN WATCH CO LTD) 27 April 2001 (27.04.01) (abstract) [online] [retrieved on 2002-03-04] Retrieved from: WPI Database <i>abstract.</i>	9,11,13
A	JP 2001 060641 A (SEIKO EPSON CORP) 6 March 2001 (06.03.01) (abstract) [online] [retrieved on 2002-03-04] Retrieved from: WPI Database <i>abstract.</i>	9,11,12
X	JP 2001 028379 A (ASAHI KASEI KOGYO KK) 30 January 2001 (30.01.01) [online] [retrieved on 2002-03-04] Retrieved from : WPI Database <i>abstract.</i>	9,10,11
X	JP 2000 299405 A (ROHM CO LTD) 24 October 2000 (24.10.00) [online] [retrieved on 2002-03-04]. Retrieved from: WPI Database <i>abstract.</i>	9,10,11
A	JP 2000 277649 A (MATSUSHITA ELECTRIC WORKS LTD) 6 October 2000 (06.10.00) [online] [retrieved on 2002-03-04]. Retrieved form : WPI Database <i>abstract.</i>	9
X	JP 11 087605 A (SONY CORP) 30 March 1990 (30.03.90) [online] [retrieved on 2002-03-04] Retrieved from : WPI Database <i>abstract.</i>	9
A	EP 0933809 A2 (SHIN-ETSU CHEMICAL CO., LTD) 4 August 1999 (04.08.99) <i>abstract; claim 1, figs. 1-4.</i>	13
A	JP 2000 150566 A (RICOH KK) 30 May 2000 (30.05.00) [online] [retrieved on 2002-03-04] Retrieved from : WPI Database <i>abstract.</i>	13
A	JP 11 330158 A (HITACHI LTD) 30 November 1999 (30.11.99) [online] [retrieved on 2002-03-04] Retrieved from : WPI Database <i>abstract.</i>	13

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/SG 01/00107

Patent document cited in search report			Publication date	Patent family member(s)			Publication date
EP	A2	933809	04-08-1999	JP	A2	11288979	19-10-1999
EP	A3	933809	29-03-2000	US	A	6083774	04-07-2000
JP	A2	11087605	30-03-1999			none	
JP	A2	11330158	30-11-1999			none	
JP	A2	00021906	21-01-2000			none	
JP	A2	00150566	30-05-2000			none	
JP	A2	00277649	06-10-2000			none	
JP	A2	00299405	24-10-2000			none	
JP	A2	01028379	30-01-2001			none	
JP	A2	01060641	06-03-2001			none	
JP	A2	01118968	27-04-2001			none	
JP	A2	01127094	11-05-2001			none	
KR	A	9702140				none	
US	A	5018003	21-05-1991	JP	B2	2505569	12-06-1996
				US	A	5096853	17-03-1992
				JP	A2	2191365	27-07-1990