

(12) UK Patent Application (19) GB (11) 2511445 (13) A

(43) Date of Reproduction by UK Office 03.09.2014

(21) Application No: 1408705.0
(22) Date of Filing: 24.12.2012
Date Lodged: 16.05.2014
(30) Priority Data:
(31) 13337874 (32) 27.12.2011 (33) US
(86) International Application Data:
PCT/US2012/071579 En 24.12.2012
(87) International Publication Data:
WO2013/101790 En 04.07.2013

(51) INT CL:
H01L 29/417 (2006.01) H01L 29/66 (2006.01)
(56) Documents Cited:
None
(58) Field of Search:
Other: EPO-Internal, WPI Data


(71) Applicant(s):
International Business Machines Corporation
New Orchard Road, Armonk 10504, New York,
United States of America

(72) Inventor(s):
Andres Bryant
Veeraraghavan S Basker
Huiming Bu
Effendi Leobandung
Wilfried Haensch
Chung-hsun Lin
Theodorus E Standaert
Tenko Yamashita
Chun-chen Yeh

(74) Agent and/or Address for Service:
IBM United Kingdom Limited
Intellectual Property Law, Hursley Park,
WINCHESTER, Hampshire, SO21 2JN,
United Kingdom

(54) Title of the Invention: **Finfet with merged fins and vertical silicide**
Abstract Title: **Finfet with merged fins and vertical silicide**

(57) A method is provided for fabricating a finFET device. Fin structures are formed over a BOX layer. The fin structures include a semiconductor layer and extend in a first direction. A gate stack is formed on the BOX layer over the fin structures and extending in a second direction. The gate stack includes a high-K dielectric layer and a metal gate. Gate spacers are formed on sidewalls of the gate stack, and an epi layer is deposited to merge the fin structures. Ions are implanted to form source and drain regions, and dummy spacers are formed on sidewalls of the gate spacers. The dummy spacers are used as a mask to recess or completely remove an exposed portion of the epi layer. Silicidation forms silicide regions that abut the source and drain regions and each include a vertical portion located on the vertical sidewall of the source or drain region.



GB 2511445 A