




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<p>(51) International Patent Classification ⁵ : H03M 5/06</p>	<p>A1</p>	<p>(11) International Publication Number: WO 92/02988</p> <p>(43) International Publication Date: 20 February 1992 (20.02.92)</p>
<p>(21) International Application Number: PCT/SE91/00511</p> <p>(22) International Filing Date: 1 August 1991 (01.08.91)</p> <p>(30) Priority data: 9002559-4 2 August 1990 (02.08.90) SE</p> <p>(71) Applicant (for all designated States except US): CARLSTEDT ELEKTRONIK AB [SE/SE]; Träringen 47, S-416 79 Göteborg (SE).</p> <p>(72) Inventor; and (75) Inventor/Applicant (for US only): CARLSTEDT, Lars, Gunnar [SE/SE]; Dammgrens väg 22, S-433 70 Partille (SE).</p> <p>(74) Agents: KIERKEGAARD, Lars-Olov et al.; H. Albihns Patentbyrå AB, Box 3137, S-103 62 Stockholm (SE).</p>		<p>(81) Designated States: AT (European patent), AU, BB, BE (European patent), BG, BR, CA, CH (European patent), CS, DE (European patent), DK (European patent), ES (European patent), FI, FR (European patent), GB (European patent), GR (European patent), HU, IT (European patent), JP, KP, KR, LK, LU (European patent), MC, MG, MN, MW, NL (European patent), NO, PL, + RO, SD, SE (European patent), SU, US.</p> <p>Published <i>With international search report.</i></p>

(54) Title: A COMMUNICATION LINK



(57) Abstract

A method and an electronic communication link for piece of information serial transmission includes at multiple conductor constellation having at least three conductors (R, S, T). There could be provided at least three different combinations ((H, L, L), (L, H, L), (L, L, H)) of signal levels (V_L , V_H) on the conductors, which combinations are set in a prescribed order. One kind of piece of information, for instance "0", is transmitted by a change of combination in said prescribed order. The other kind of piece of information, for instance "1", is transmitted by a change of combination backwards against said prescribed order.

+ DESIGNATIONS OF "SU"

It is not yet known for which States of the former Soviet Union any designation of the Soviet Union has effect.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	ES	Spain	MG	Madagascar
AU	Australia	FI	Finland	ML	Mali
BB	Barbados	FR	France	MN	Mongolia
BE	Belgium	GA	Gabon	MR	Mauritania
BF	Burkina Faso	GB	United Kingdom	MW	Malawi
BG	Bulgaria	GN	Guinea	NL	Netherlands
BJ	Benin	GR	Greece	NO	Norway
BR	Brazil	HU	Hungary	PL	Poland
CA	Canada	IT	Italy	RO	Romania
CF	Central African Republic	JP	Japan	SD	Sudan
CG	Congo	KP	Democratic People's Republic of Korea	SE	Sweden
CH	Switzerland	KR	Republic of Korea	SN	Senegal
CI	Côte d'Ivoire	LI	Liechtenstein	SU ⁺	Soviet Union
CM	Cameroon	LK	Sri Lanka	TD	Chad
CS	Czechoslovakia	LU	Luxembourg	TG	Togo
DE	Germany	MC	Monaco	US	United States of America
DK	Denmark				

A communication link

This invention relates to an electronic communication link for bit serial transmission to be used where speed and powerfulness are of importance.

5 BACKGROUND OF THE INVENTION

10 An increasing problem with communication links has arisen for digital communications on wafers, between wafers, on printed circuit boards and in cabinets with the growing demands on speed and powerfulness for the kind of electronic applications using the mentioned kind of technics. A particular application is in digital electronic equipment, such as digital computers. The communication link according to the invention has been developed for transmission across distances of the order of a few mm in a
15 chip.

Most improvements have been in the hardware. The introduction of VLSI and the enhancement in lithography has made it possible to build computers on only a chip that five years ago were super
20 computers. The dimensions have shrunk exponentially and is now less than 1 micrometer. The clock rate as well as the number of active transistors have increased many orders of magnitude. When the packing density has been very tight and the operation speed has become extremely high, then wires of a few mm in such a chip
25 have been very sensitive to disturbances both from external noise sources and from the internal circuits.

OBJECTS OF THE INVENTION

30 An object according to the invention is to provide a communication link for high rate bit serial transmission, on which communication can be reliably transferred.

Another object of the invention is to provide a communication link, on which data and clock signal can be transferred simultaneously without any need for matching of transmission lines regarding delays and transmission speed.

5

Still another object of the invention is to provide a communication link on which more information than what is usual could be transferred, such as codes indicating that a new word will be transmitted or be ended etc.

10

SUMMARY OF THE INVENTION

The object mentioned above is provided by a method for serial transmission of pieces of information, being of at least two kinds, the first being a binary digit "1", the second being a binary digit "0", including the steps of:

15

- a) transforming each piece of information into a coded signal including at least three analogue signals, each being selectable among at least two signal levels for a piece of information of said first and second kind;
- b) transferring said analogue signals across the same amount of conductors as said analogue signals; and
- c) transforming said analogue signals back to said piece of information.

20

25

Preferably said piece of information is of three kinds, the first being said binary digit "1", said second being said binary digit "0". and said third being "idling", and that for said piece of information "idling" at least a third signal level is provided for all said analogue signals.

30

An electronic communication link according to the invention for serial transmission of pieces of information, being of at least two kinds, the first being a binary digit "1", the second being a binary digit "0", is including

35

- a) a multiple conductor constellation having at least three conductors (R,S,T), said constellation having an input side and an output side,
- b) at least one transmission port (1) connected to said input side of said constellation to which each information to be transferred is provided as a series of said pieces of information and which transforms each piece of information into a multiple part code, each part being transmitted to an individual one of said conductors in said constellation,
- c) at least one receiving port (2, 3) connected to said output side of said constellation receiving said multiple part code from said conductors in said constellation and converting it back.

Preferably the kinds of information signals to be transferred through the link are at least three, i.e. "0", "1" and "idling". Each coded signal for transmitting a "0" or "1" may be comprised of a combination of at least a first and a second nominal signal level to be individually provided on the wires of the multiple wire constellation. A number of different signal conditions will appear on the wires. In each of these conditions the different wires will have an individual potential. The individual potentials may be the same or different. The sum of the potentials on the wires divided with the number of wires provides a mean potential. This mean potential is approximately constant and independent of the signal condition on the wires. The change of signal conditions among the wires is made with the clock frequency on the input side of the communication cable, and the clock signal is therefore transferred to the output side together with the transferred information signals.

These features make it possible to transfer information in a way that may be as insensitive to disturbances as if it had been transferred by a coaxial cable.

A code for transmitting a signal representing an idling communication comprises preferably an idling nominal signal level, preferably the mean level, separate from the first and the second nominal signal level. If the wires are three, then during
5 a "0"- and "1"-transmission each bit is transmitted by a change of signal levels on the wires such that one of the wires changes its signal level from the first level to the second level and a second of the wires changes its signal level from the second level to the first level and a third of the wires keeps its
10 level, and in that the wires changing levels are different for a transmitted "0" and for a transmitted "1".

There are at least three different combinations of signal levels on the wires, which combinations are set in a prescribed order,
15 and one kind of bit, for instance "1", is transmitted by a change of combination in the prescribed order and the other kind of bit, for instance "0", is transmitted by a change of combination backwards against the prescribed order. A bit serial transmission of a bit sequence is commenced and ended by providing an idling
20 nominal signal level on all the wires separate from the first and the second nominal signal level. One kind of bit, for instance "1", is transmitted by a change of combination in the prescribed order and the other kind of bit, for instance "0", is transmitted by a change of combination backwards against the prescribed
25 order. The beginning of a signal sequence after the idling signal starts with an initial phase state, that is, a certain combination of signal levels on the wires. Preferably, the transmission starts with the transmission of a predetermined known bit a polarity reference bit, which may have a value of
30 either "1" or "0". The receiving port will detect the direction of change of the combination of signal levels caused by this known bit, and it will use this information to correlate a certain direction of change with a certain value - "1" or "0" - of each following bit. After the transmission of this known bit,
35 the information to be transmitted is transmitted as a series of

bits, each "1" as a change of combination in one direction, and each "0" as a change in the opposite direction.

5 Naturally, the invention is not limited to signal serial transmission in itself, because several multiple wire constellations may be provided in parallel to each other each having a signal serial transmission but together transmitting in parallel.

10 BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present invention and for further objects and advantages thereof, reference is now made to the following description taken in conjunction with the
15 accompanying drawings, in which:

- FIG. 1 shows a block diagram of an embodiment of the link according to the invention,
FIG. 2 shows a diagram of embodiments of signals on wires in the link according to the invention,
20 FIG. 3 shows an embodiment of a transmission port circuit,
FIG. 4 shows an embodiment of an encoder in the port circuit shown in FIG. 3,
25 FIG. 5 shows an embodiment of a driver in the port circuit shown in FIG. 3,
FIG. 6 shows an embodiment of a receiving port circuit,
FIG. 7 shows an embodiment of an amplifier and threshold device in the port circuit shown in FIG. 6,
30 FIG. 8 shows an embodiment of a quadruple state flip-flop in the port circuit shown in FIG. 6, and
FIG. 9 shows an embodiment of a decoder in the port circuit shown in FIG. 6.

35 With reference to FIG. 1, a transmission port 1 is connected to

two receiving ports 2 and 3 with a multiple wire constellation having three wires R, S, T providing a data path. The transmission port 1 is an output port of an element, which transmits data to the data path, and the receiving ports are
5 transmission ports of elements, which receive data from the data path. The constellation could be in the form of a three wire balanced cable. The wires are twisted or formed in such a way that they together form a good transmission line. The line could be provided in different ways depending on the medium, such as:

10

- a) A twisted cable without screen. An expected typical impedance will be around 120 ohm.
- b) A bus having three wires on printed board. An expected typical impedance will be around 120 ohm.
- 15 c) Wires on a chip/wafer. An expected typical impedance will be around 130 ohm.

The port 1 is illustrated to have three input wires having the signals M_i , v_i and C_i , and the ports 2 and 3 are illustrated to
20 have three output wires having the signals M_o , v_o and C_o respectively. It is to be noted that the ports may be integral parts of different circuits. The information to be transferred through the wires R, S, T is on the first hand information determining whether the bus is in an idling state or an active
25 state, and on the second hand binary information in the form of a series of bits ("1" or "0"). The signal M_i determines whether the bus is idling or active, $M_i=1$ setting the bus to an idling state, and $M_i=0$ setting the bus to an active state. The signal v_i carries the digital information to be transferred on the bus when
30 the bus is in its active state. The signal C_i is the clock signal and it will also be implicitly transferred.

The three wires R, S, T are provided with coded information such that they have individual signals. FIG. 2 shows an example of
35 signal voltages on the wires R, S, and T as function of time.

Three different, nominal signal levels are used, i.e. V_L , V_Z and V_H . V_L and V_H have opposing polarities on each side of V_Z . The mean value of the momentary signal levels on the three wires is constant and equal to V_Z , which could preferably be chosen to 0V.

5

$$V_L = -0.5 * V_H;$$

$$0.5 * V_{ref} < V_H < 1.0 * V_{ref}$$

where V_{ref} is the maximum signal level for the signal. V_{ref} could for instance be 400 mV. V_H is chosen to be 90% of V_{ref} in the embodiment shown in FIG. 2. One must bear in mind that the communication link according to the invention is to be fed with high frequency signals not having ideal pulse forms, as apparent from FIG. 2. There should be a tolerance on all signal levels. This tolerance could for instance be +100 mV. The signal level values should be guaranteed at any transmission port for the bus. Examples of other voltage levels for the wires R,S,T are a potential floating between 2.0 and 4.0 V and a nominal mean potential 2.5 V.

20

An idling wire has the voltage V_Z . An idling bus has all the wires R, S and T on the voltage V_Z . A non-idling bus has, in the embodiment shown, one of the wires on or above V_H and two of the wires on or below V_L . However, it is to be noted that one may instead chose to have two of the wires on or above V_H and one of the wires on or below V_L , but then $V_L = -2 * V_H$.

25

Thus, if we state that a wire on V_Z has the state Z, that a wire on V_H has the state H, and that a wire on V_L has the state L, then the following combinations are due:

30

idle bus = (Z,Z,Z)
 Ph1 bus = (H,L,L)
 Ph2 bus = (L,H,L)
 Ph3 bus = (L,L,H)

35

where Ph1 bus means that the bus has the state Ph1 as seen in FIG. 2, Ph2 bus that the bus has the state Ph2 and Ph3 bus that the bus has the state Ph3.

5 The bus is implemented as having a three phase rotating value when in non-idling state. A "1" is implemented by a forward step of rotation, a "0" is implemented by a backward step of rotation. Thereby, it is possible to arbitrary interchange the bus wires. Swapping wires does only mean that the rotation direction may be
10 changed, and as will be described below, the information will be transferred correctly by the bus irrespective of how the wires are connected. The term "value" used in this description means a binary word or a piece of digital information. A value provided by a sequence of "1":s and "0":s is transmitted through the bus
15 by the following sequence: Before transmission the mark signal (Mi="1") designates an idling bus state. The transmission starts with the mark signal changing (to Mi="0") to cause the bus to assume a non-idling (active state). The bus is set to an initial phase state, for instance Ph1, and after that all the information
20 bits to be transmitted are transmitted as a series of forward and backward phase rotations. Finally, the mark signal changes to the value designating an idling bus (Mi="0"). A forward rotation represents a digital "1" and selects a new state in the cyclical order Ph1, Ph2, Ph3, Ph1 etc. A backward rotation represents a
25 digital "0" and selects a new state in the cyclical order Ph1, Ph3, Ph2, Ph1 etc.

The bit sequence on the bus consists of several bus pulses following after each other, i.e. each wire in the bus has an
30 individual pulse train. The pulse length should be longer than a minimum value defined for the particular bus.

As apparent from FIG. 2, the transitions on the bus have the following limitations:

35

The separation time t_{sep} between the clock phases Ph1, Ph2 etc is defined in relation to the 10% and 90% points of the relative swing, i.e. the time between when a transition from a high state in one of the wires R, S or T has fallen to 90% of its maximum level value V_{ref} and when a low state in another of the wires having a transition from a low to a high state has arisen 10% from its minimum level value. The separation time t_{sep} should be defined both for the transition between the idling state and a phase state and vice versa, and for the transitions between two phase states. During each phase state the signal values on all the wires must be steady, i.e. without any separations. As apparent from FIG. 2, on its right side, it may happen that two phases overlap each other, such as the phases Ph3 and Ph1'. This is allowed and even preferred and causes no problems. In such a case the "separation time" could be regarded as being negative.

During the idling bus state all signal levels should be on the V_Z -level for at least 70% of a clock period,.

The embodiment of an transmission port 1 in FIG. 1 shown in FIG. 3 includes an encoder 4 having the input signals M_i , v_i and C_i and the output signals R_p , R_n , S_p , S_n , T_p , T_n . The output signals of the encoder 4 are fed to a driver 5 providing the signals R, S, T to be transferred.

An embodiment of the encoder 4 is shown in FIG. 4. The signal M_i is connected to the input of a first temporary register 6. A temporary register is defined here as a register which when it receives a clock signal on a non inverted clock input stores a signal provided on its data input or inputs and when it receives a clock signal on an inverted clock input feeds the stored data out on its output or outputs. The temporary register 6 has one input and one output. The information M_i supplied to the register input will be stored during each clock signal, and the information stored in the register will be supplied on the

register output as the signal M_i' during the intervals between clock signals. There will thus be a delay up to one clock cycle between a change in input information to the register, and a change in the output information supplied from the register. The registers 14, 15, 16, 17 further described below has the same function as the register 6 in this respect. The registers 14, 15, 16 do, however, store three bits each, while the registers 6 and 17 store one bit each.

10 The output of the register 6 is connected to an inverted input of three AND gates 7, 8 and 9, each having two inverted inputs and a non inverted output, and also via an inverter 10 to an inverted input of three OR gates 11, 12 and 13, each having two inverted inputs and a non-inverted output. The output of the AND gate 7 is
15 connected to a central input of a temporary register 14 having three inputs and outputs and thus storing three bits. The output of the OR gate 11 is connected to the other two inputs of the register 14. The output of the AND gate 8 is connected to two
20 inputs of a temporary register 15 having three inputs and outputs and thus storing three bits. The output of the OR gate 12 is connected to the remaining input of the register 15. The output of the AND gate 9 is connected to two inputs of a temporary register 16 having three inputs and outputs and thus storing three bits. The output of the OR gate 13 is connected to the
25 remaining input of the register 16.

Thus, when the bus R,S,T shall be marked IDLE, and when thus the signal M_i is "1" designating an idling bus, then the AND gates 7, 8 and 9 will regard the output M_i' of the register 6 as a "0" on
30 one of their inputs and provide a "0" on their outputs. Thus, register 14 will store a "0" in its central store, and the registers 15 and 16 a "0" on their upper two stores. The OR gates 11, 12 and 13 will have an output "1" during the mark period (the period when $M_i="1"$, designating an idle bus). The OR gates 11,
35 12, 13 will regard the "0" signal on their input connected to the

inverter 10 as a "1" and thus give a "1" on their output. Thus the register 14 will store a "1" in its outer two stores, and the registers 15 and 16 a "1" in their lowest store.

5 The values on the two lower outputs Rp, Rn, Sp, Sn, Tp, Tn from each of the registers 14, 15, 16 will be the following for the different combinations of the input signals Mi, vi:

10 Mi="1" (false, true)
 vi="1" (true, true)
 vi="0" (false, false)

15 It is to be noted that when Mi="1" then the value of the signal vi has no significance, because the bus is then idle. The value vi is only to be transferred during intervals when Mi="0". The content in the register stores will be provided on the register outputs opposite to their inputs during the following clock half cycle. The circuit in FIG. 4 has a delay of two clock cycles between its input and output signals.

20 The uppermost outputs of the registers 14, 15, 16 are designated r, s and t, respectively. The combination of values of these three outputs indicate the phase state of the transmitting port. The phase state (0,0,0) indicates an idling bus, and when the bus is non-idling (active) it will at any instant assume one of the three phase states (1,0,0), (0,1,0), and (0,0,1). During a certain one of the latter three phase states two of the registers will have "0" at their outputs, and one register will have "1" at its outputs. Thus, for instance, during the phase state (1,0,0) the outputs are:
30 r=1, Rp=1, Rn=1, s=0, Sp=0, Sn=0, t=0, Tp=0, Tn=0.

35 As mentioned above a bit sequence to be transferred will start with a initial phase state, and the circuit in FIG. 4 will put this state to (1,0,0), directly after a period with an idling

bus. During the enable period there is a shift in the cyclic phase state (1,0,0), (0,1,0) and (0,0,1) in the forward direction for a boolean true, i.e. "1", and in the backward direction for a boolean false, i.e. "0". This will be provided in the following way.

At the beginning of a signal transmission the mark signal M_i will change from "1" to "0". One clock cycle after that, the output of the register 6 will become "0", if the registers are of master-store-type,, and then the AND-gates 7, 8, 9 will regard their input coupled to the register 6 as being a "1" and the gates 11, 12, 13 having an inverted input connected to the inverter 10 will regard their input connected to the inverter 10 as a "0". Thus when the signal M_i changes to "0" and the output M_i' of the register 6 thereafter becomes a "0" the elements 7 to 9 can be regarded as being inverters. There is a two step delay through the encoder 4.

However, from having (0,1) on each of the outputs R_p , R_n and S_p , S_n and T_p , T_n the device in FIG 4 shall start the cyclic changing order process from an initial phase state which is (1,0,0). The meaning of having the upper input of the register 14 coupled in another way than the registers 15 and 16 is to create this initial value which is provided on the upper output of each on of the registers 14 to 16 during the whole period when the mark signal M_i is "1".

The second inverting inputs of the gates 7 and 11 are interconnected and connected to an inverted output of an OR gate 21. The outputs of two AND gates 19 and 20 are connected to each one of the two inputs of the OR gate 21. The second inverting inputs of the gates 8 and 12 are interconnected and connected to an inverted output of an OR gate 24. The outputs of two AND gates 22 and 23 are connected to each one of the two inputs of the OR gate 24. The second inverting inputs of the gates 9 and 13 are

interconnected and connected to an inverted output of an OR gate 27. The outputs of two AND gates 25 and 26 are connected to each one of the two inputs of the OR gate 27. The upper output of the register 14 is connected to an input of the AND gates 23 and 25.
5 The upper output of the register 15 is connected to an input to the AND gates 19 and 26. The upper output of the register 16 is connected to an input to the AND gates 20 and 22.

The input v_i is connected to an input of a temporary register 17
10 having its output v_i' fed directly to an input of the AND gates 20, 23, 26 and through an inverter 18 connected to an input of the AND gates 19, 22, 25. Thus the AND gates 20, 23, 26 will be used for making the forward cyclic transition, when v_i is "1" and the AND gates 19, 22, 25 will be used for making the backward
15 cyclic transition, when v_i is "0".

As an example, v_i being a "0" directly after the signal M_i has become "0" will provide an output "0" from the register 7 when clocked. This will give an "1" only from the AND gate 25
20 connected to the output of the register 17 and the upper output of the register 14, all the other AND gates 19, 20, 22, 23, 26 having the output "0". This will give an "1" on the outputs of the OR gates 21 and 24 providing inputs "0" on the inputs of the registers 14 and 15 and a "0" on the output of the OR gate 24
25 providing inputs "0" on the inputs of the register 16. It is important to realise that there is a two step delay through the encoder 4. The transmission preferably begins with a reference bit R having a known value, which may be either "0" or "1". This makes it possible to automatically correct for reverse wires, and
30 the order in which the wires may be connected to the ports is therefore arbitrary. Consideration to the reference bit is taken when decoding the data stream signals in the receiving port or ports. A sequence of bits $d_1, d_2, d_3, \dots, d_n$ containing the information to be transmitted is thus transmitted as the bit
35 sequence $R, d_1, d_2, d_3, \dots, d_n$, where R is the reference bit.

The following sequence of data will be given in order to explain the transmission.

	Mi	vi	Mi'	vi'	Rp	Sp	Tp	Rn	Sn	Rn	rst
5	1	x	?	?	?	?	?	?	?	?	?
	1	x	1	x	?	?	?	?	?	?	?
	1	x	1	x	0	0	0	1	1	1	1

10 where Mi' and vi' are the outputs of the registers 6 and 17, respectively and where x means a arbitrary bit and where every bit marked ? may assume any value independent of vi or vi'

15 When the bus is to be activated, the mark bit Mi is set to "0". It is assumed that vi="0". This state is shown in the first line of the table below. After one clock pulse (the second of the table) the output of the register 6 will be Mi'="0". The value of vi at this time will be the first bit transmitted by the bus. In the example described here, this first bit is the reference bit
 20 R. After on further clock pusle (the third line of the table below) the value of vi constitutes the first data bit d1 to be transmitted. The phase state is now changed from the idling state to the (0,0,1) state.

	Mi	vi	Mi'	vi'	Rp	Sp	Tp	Rn	Sn	Tn	rst
25	0	0	1	x	0	0	0	1	1	1	1
	0	R	0	0	0	0	0	1	1	1	1
	0	d1	0	R	0	0	1	0	0	1	1

30 After one further clock pulse the state of the various signals will be:

35	0	d2	0	d1	1	0	0	1	0	0	1
----	---	----	---	----	---	---	---	---	---	---	---

if R=1 and

0 d2 0 d1 0 1 0 0 1 0 0 1 0

5 if R=0

10 In the first case the phase state has shifted from (0,0,1) to (1,0,0), that is one step forwards. In the second case the phase state has shifted from (0,0,1) to (0,1,0), that is one step backwards. The following bits d1, d2,...dn are transmitted in the same way one by one for each clock pulse, and as a shift of the phase state forwards by one step, if the bit is a "1" and as a shift one step backwards, if the bit is a "0".

15 When the last data bit dn has been supplied to the encoder the mark signal Mi is set to "1" in order to set the bus in the idling state (the first line in the table below). After one further clock pulse (the second line of the table Mi'=1, and after one further clock pulse (the third line of the table) the bus is set to the idling state. The phase state change - one step forwards or one step backwards - between the first and the second lines of the table below constitutes the transmission of the last data bit dn.

25

M	vi	M'	vi'	Rp	Sp	Tp	Rn	Sn	Tn	r	s	t
1	x	0	dn	?	?	?	?	?	?	?	?	? bit n-1
1	x	1	x	?	?	?	?	?	?	?	?	? bit n
30	1	x	1	x	0	0	0	1	1	1	1	0 0

35 The driver 5 includes one circuitry of the kind shown in FIG. 5 for each one of the double outputs of the registers 14, 15, 16. Each of the double outputs has one output referenced p and the other referenced n. The circuitry in Fig. 5 has two symmetric

circuits functioning as current generators, one of them having an input p and the other an input n. The symmetric circuits have their outputs interconnected to provide the output OUT of the circuitry. The output OUT of each of the three driver circuits is connected to an individual of the three bus conductors R, S, T. When the two inputs have not the same value, i.e. the signal M_i' obtained from the register 6 in FIG. 4 is a "1", then the output will have the mean value V_z . When the signal M_i' is "0" the inputs will be alike. when this is the case two input signals "false" (=0) will give a low output OUT, and two input signals "true" will give a high output OUT.

The input p controls the current generator including the p-channel MOS-FET transistors Q1, Q5, Q7 and the n-channel MOS-FET transistor Q2. The source of the n-channel MOS-FET transistor Q2 is connected to ground, the drains of the n-channel MOS-FET transistor Q2 and the p-channel MOS-FET transistor Q1 are connected to each other and the source of the p-channel MOS-FET transistor Q1 is connected to a voltage +V. The p-channel MOS-FET transistor Q5 is diode coupled having its gate connected to its drain, which is connected to the drains of the transistors Q1, Q2 and to the gate of the p-channel MOS-FET transistor Q7. The sources of the p-channel MOS-FET transistors Q5 and Q7 are connected to the voltage +V and the drain of the transistor Q7 is connected to the output OUT.

The input p is fed to the gates of the transistors Q1 and Q2. When it is false (low voltage in this embodiment) then the transistor Q2 will conduct but not the transistor Q1. The drain of the transistor Q5 and the gate of the transistor Q7 will be laid on the potential +V through the transistor Q1. The transistor Q7 will be non-conducting. When the input p is true (high voltage in this embodiment) then the transistor Q1 will conduct but not the transistor Q2. The transistor Q2 and the diode Q5 will provide a voltage divider for the gate of the

transistor Q7. The voltage across the diode Q5 controls the output current through the transistor Q7 being a current generator. By scaling the transistors Q2 and Q5 an appropriate voltage is achieved controlling the current on the output OUT.

5

The lower circuit in FIG. 5 is complementary built to the upper circuit and includes a p-channel MOS-FET transistor Q3 and three n-channel MOS-FET transistors Q4, Q6 and Q8, the transistor Q6 being diode coupled having its gate connected to its drain. The input n is fed to the gates of the transistors Q4 and Q3. When it is true then the transistor Q4 will conduct but not the transistor Q3. The drain of the transistors Q6 and the gate of the transistor Q8 will be laid on ground potential through the transistor Q4. When the input n is false then the transistor Q3 will conduct but not the transistor Q4. The transistor Q3 and the diode Q6 will provide a voltage divider for the gate of the transistor Q8. The voltage across the diode Q6 controls the output current through the transistor Q8 being a current generator. By scaling the transistors Q3 and Q6 an appropriate voltage is achieved controlling the current on the output OUT.

10

15

20

input p = false leads to no current from upper circuit
input p = true leads to current from upper circuit
input n = true leads to no current from lower circuit
input n = false leads to current from lower circuit

25

Thus, when the signal M_i' is "1" then p is false and n true. Then there is no current on the output of the circuit in FIG 5. When both the inputs p, n are false only the lower circuit will generate a current, which for instance is $-3.2/\text{mA}$ and which gives a "false" output "0". When both the inputs p, n are true only the upper circuit will generate a current, which for instance is $1.6/\text{mA}$ and which gives a "true" output "1" OUT.

30

35

The embodiment of the receiving port 2 or 3 in FIG. 1 shown in

FIG. 6 includes an amplifier 30 for amplifying the incoming signals R, S, T on the three-wire bus, a threshold circuit 31, a quadruple state flip-flop having four outputs, the meaning of which will be described below, and a decoder 33 having the output signals Mo, vo and the transmitted clock signal Co.

A combined circuitry of an embodiment of the amplifier 30 and the threshold circuit 31 is shown in FIG. 7. There is one amplifier and threshold circuit for each of the wire signals R, S, T. Only one of them will be described together with a control circuit common to all three circuits. A n-channel MOS-FET transistor Q9 has its gate connected to the incoming wire signal R, its drain, node a, connected to the voltage +Vo through a diode coupled p-channel MOS-FET transistor Q10 and to the gate of an other p-channel MOS-FET transistor Q11 having its source connected to +Vo and its drain, node b, to the drain of a n-channel MOS-FET transistor Q12, having its source connected to ground. The drains of the transistors Q11 and Q12 are connected to the interconnected gates of a p-channel MOS-FET transistor Q13 having its source connected to +Vo and a n-channel MOS-FET transistor Q14 having its source connected to ground. The drains of the transistors Q13 and Q14 are interconnected. This interconnection is the output R_T of the threshold circuit. The other two circuits for the wire signals S and T have the same construction as described above and have therefore been provided with the same references but being provided with a' or a", respectively. Their outputs are S_T and T_T , respectively.

A circuit common for the three circuits for the wires includes a n-channel MOS-FET transistor Q19 having its drain connected to the source of the transistors Q9, Q9', and Q9", its source connected to ground and its gate connected to the gate of the transistors Q12, Q12', and Q12" and to the interconnected gate/drain of a diode coupled n-channel MOS-FET transistor Q20 and to the drain of a p-channel MOS-FET transistor Q21 having its

source connected to +Vo and its gate to ground.

If for instance the input signals has a nominal mean voltage of 2.5V there is a common-mode voltage range of for instance 2.0 or
5 4.0V that must be sustained. (Common-mode voltage is the amount of voltage common to the input lines.) Therefore, the preamplifier has an input stage with low gain and a large common-mode voltage range including the transistor Q19 operating as a current generator and the three current dividers including
10 the transistors Q9, Q9' and Q9". An amplifying threshold stage follows. The current is loaded into the MOS diodes Q10, Q10', Q10". The node a at the drain of Q10 (Q10', Q10") is designed for minimum time constant. There is a capacitance consisting of the drains of Q9 and Q10 and the gate of Q10. This capacitance is
15 proportional to the size of the transistors. The resistance of Q10 is also proportional to the size of the transistor. Thus the time constant is independent of the transistor sizes. The gain is proportional to the size ratio of Q10 to Q9. An increasing gain also increases the resistance of Q10 and therefore the time
20 constant. Thus the gain is kept low. The resistance is inversely proportional to the voltage drop across Q10. It must however be limited because of the necessary common mode range. The current used is therefore the smallest possible, where the capacitance of the following stage is not dominating.

25 The transistor Q11 (Q11', Q11") is a very unlinear device creating roughly a quadratic current-voltage transfer function. This current is substracted from the current I_{ref} created by the current generator Q12 (Q12', Q12"). A current lower than I_{ref}
30 discharges the drain node b (b', b"). Thus the voltage falls to zero. If higher, the node b (b', b") is charged and rises to +Vo. Thus, the node b (b', b") will assume - depending on the input signal to the circuit 31 - one of two defined levels, and the same will apply to the output signal R_T from the circuit, as well
35 as to the other two output signals S_T and T_T . The threshold

between the two states will be determined by the reference current I_{ref} generated by the current generator Q12.

5 Finally a low capacitance output stage is used. The inverter output stage Q13/Q14 is used for shaping the output pulse and for reducing the capacitance in the node b.

10 The rise and fall time at the node b must be fast. Therefore the capacitance of the node b should be minimal and the current maximal. The node capacitance consists of the drain capacitances and the inverter input capacitance. The inverter input capacitance is made as small as possible. The drain capacitance is made as small as possible. The drain capacitance is proportional to the size and thus the current. The transition
15 time should therefore not be increased by only increasing the current. Instead the gain of the transistor Q11 must be made as high as possible. It increases proportional to the gate source voltage. It is limited by the input common mode range.

20 Thus, briefly stated, the function of the circuit shown in FIG 7 is the following. A positive input will make the transistor Q9 more conducting; the node a will have a low voltage level; the transistor Q13 will be non-conducting; the transistor Q14 to be conducting; and thereby will the signal R_T be low. The circuit 31
25 will therefore change the sign of the input signals when a positive input signal is provided. As apparent from FIG 2, one of the signals R, S, and T always is high and the other two negative, except for the idling state. Therefore, two of the signals R_T , S_T , and T_T are always high and one of them is low. In
30 the idling state all the signals R, S, T are negative and thus all the output signals R_T , S_T , and T_T will be high.

FIG. 8 shows an embodiment of the quadruple state flip-flop 32. It includes four identical circuits, each including two AND gates
35 G1, G2 and G3, G4 and G5, G6 and G7, G8, respectively, having

three inverted inputs each and having their outputs connected to each of two inputs of an OR gate G9, G10, G11 or G12, respectively. The first circuit G1, G2, G9 has the output of the OR gate G9 connected to one of the inverted inputs of the AND gates G3, G5 and G7. The second circuit G3, G4, G10 has the output of the OR gate G10 connected to one of the inverted inputs of the AND gates G1, G5 and G7. The third circuit G5, G6, G11 has the output of the OR gate G11 connected to one of the inverted inputs of the AND gates G1, G3 and G7. The fourth circuit G7, G8, G12 has the output of the OR gate G12 connected to one of the inverted inputs of the AND gates G1, G3 and G5. The AND gate G2 has two of its three inverted inputs fed with the signals R_T and S_T and the third with the signal T_T through an inverter 34. The AND gate G4 has two of its three inverted inputs fed with the signals R_T and T_T and the third with the signal S_T through an inverter 35. The AND gate G6 has two of its three inverted inputs fed with the signals S_T and T_T and the third with the signal R_T through an inverter 36. The AND 3 gate G8 has its three inverted inputs fed with the signals R_T , S_T and T_T . The output of the AND gate G8 is delayed by a capacitor C1 in order to create a delay of the set signal for the mark signal M_E .

The outputs R_T , S_T , T_T from the amplifying and threshold circuit 30, 31 shown in FIG 7 constitute the input to the flip-flop circuit. They reflect the signal state of the three conductors of the bus which may be either of the states (0,0,0), (1,0,0), (0,1,0), and (0,0,1). The first state represents an idling bus, which state is assumed when the mark signal M_i supplied to the input port 1 of FIG 1 is "1". The other three are the three possible phase states assumed by the bus when in the non-idling (active state (the mark signal M_i being "0"). A low voltage on an output of the circuit in FIG 7 corresponds to a logical "1", and a high voltage to a logical "0".

The flip-flop unit in FIG 8 has four stable states and is used as

a hysteresis device. Each of the input signal combinations referred to in the preceding paragraph sets the flip-flop into one of its four stable states. The flip-flop has the outputs M_E , V_{E0} , V_{E1} , and V_{E2} . The combined output is one boolean value for each state, i.e. only one of the output wires from the four circuits has the value true ("1"), the others have the value false ("0"). The gates G2, G4, G6, and G8, together with the inverters 34, 35, and 36, are used for the decoding of the input signals and for setting the flip-flop to the stable state corresponding to the input signal combination. The gates G1, G3, G5, and G7 have the function of locking the circuit in of of its stable states. The following table gives the output signals of the flip-flop for its four possible signal combinations:

	R_T	S_T	T_T	V_{E0}	V_{E1}	V_{E2}	M_E
	0	0	0	0	0	0	0
	1	0	0	1	0	0	0
	0	1	0	0	1	0	0
	0	0	1	0	0	1	0

20

An embodiment of the decoder 33 is shown in FIG 9. The decoder reads the output states of the flip-flop unit 32 and creates three output signals, M_o , v_o and C_o . The signal M_o is true ("1") during the non transfer periods. For each input bit there is a clock pulse C_o . At the same time there is a decoded bit on v_o .

25

Thus the following states are due:

1. If the signal M_o is true, i.e. "1", there is no transmission and the signals v_o and C_o are not valid. This state can be used to read a shift-register (not shown) having the signal v_o as an input and which has been filled during a precedent transfer phase.
2. If the signal M_o is false, i.e. "0", the signal v_o is valid

35

when the signal Co is true, i.e. "1". The signal Co can be used as a clock signal to the shift-register having the signal vo as an input.

5 The clock signal Co is true during a fixed period, e.g. during 1 ns. The false period of the clock signal Co can be of an arbitrary length. The length of the fixed period, given as an example, is an appropriate length for transmission with a bit rate up to 500/MHz.

10

The embodiment shown in FIG 9 includes a pulse generator 37 giving output pulses for forward rotation, and a pulse generator 38 giving output pulses for backward rotation. The pulse generator 37 includes three AND gates G21, G22, G23 each having two inverted inputs and having its output connected to a separate input of an OR gate G24 having an inverted output. The pulse generator 38 includes three AND gates G25, G26, G27 each having two inverted inputs and having its output connected to a separate input of an OR gate G44 having an inverted output.

20

The input v_{E0} from the circuit in FIG 8 is directly connected to one of the inverted inputs of the AND gate G23 in the generator 37 and to one of the inverted inputs of the AND gate G26 in the generator 38. The input v_{E0} is also through a delay unit 39 having an inverted output connected to one of the inverted inputs of the AND gate G21 in the generator 37 and to one of the inverted inputs of the AND gate G25 in the generator 38. The input v_{E1} is directly connected to one of the inverted inputs of the AND gate G21 in the generator 37 and to one of the inverted inputs of the AND gate G27 in the generator 38. The input v_{E1} is also through a delay unit 40 having an inverted output connected to one of the inverted inputs of the AND gate G22 in the generator 37 and to one of the inverted inputs of the AND gate G26 in the generator 38. The input v_{E2} is directly connected to one of the inverted inputs of the AND gate G22 in the generator

35

- 37 and to one of the inverted inputs of the AND gate G25 in the generator 38. The input v_{E2} is also through a delay unit 41 having an inverted output connected to one of the inverted inputs of the AND gate G23 in the generator 37 and to one of the inverted inputs of the AND gate G27 in the generator 38. The delay circuits 39, 40 and 41 has the delay of for instance 1 ns mentioned above for giving the fixed clock period for "true" of the clock signal Co.
- 10 The outputs of the pulse generators 37 and 38 and the mark signal M_E are fed to inputs of a first flip-flop 42, which is set to have an output "1", when the mark signal M_E is "1", and is set to have an output "0" when the mark signal M_E is "0".
- 15 The flip-flop 42 includes a first OR gate G28 having three inverted inputs, of which a first is connected to the output of the generator 37 and a second to the output of the generator 38. The non-inverted output of the OR gate G28 is connected to an inverted input of a second OR gate G29 having two inverted inputs and having its non-inverted output connected to the third inverted input of the OR gate G28 and also to the output of the flip-flop 42. An amplifying inverter 43 has its non-inverted input connected to receive the input M_E and its inverted output connected to the second inverted input of the OR gate G29.
- 25 When the bus is brought to its active state at the beginning of a transmission the bus assumes an initial phase state, for instance (1,0,0). The input wires to the circuit in FIG 7 could be connected in any way to the three inputs. Therefore any of the inputs V_{E0} , V_{E1} and V_{E2} could be true. At the transition of the mark signal from true to false no information is transferred. Therefore no action takes place, but the flip-flop 42 is set to "0".
- 30
- 35 The outputs from the generators 37 and 38 and the signal M_E is

also connected to a second flip-flop 44 having two outputs 45 and 46, and is set to provide a "0" on one of them (45), when the pulse generator 37 gives an output pulse, and is set to provide a "0" on the other (46), when the pulse generator 38 gives an output pulse. The outputs are inverted to each other.

The polarity flip-flop 44 includes two AND gates G30 and G31, each having two inverted inputs and a non-inverted output. One of their inputs is connected to the output of the flip-flop 42. Thus, the AND gates have an output "0", when the output of the flip-flop 42 is "1" and function as inverters for the signal at their second input when the output of the flip-flop 42 is "0", i.e. when a data transmission is made. The output of the AND gate G30 is connected to one input of an OR gate G32 having two non-inverted inputs and an inverted output. The output of the AND gate G31 is connected to one input of an OR gate G33 having three non-inverted inputs and an inverted output. The inverted output of the OR gate 32 is connected to the second input of the OR gate G33 and the inverted output of the OR gate G33 is connected to the other input of the OR gate 32.

The output of the pulse generator 37 is connected to the second inverted input of the AND gate G30. When this output is "0" and assuming that the output from the flip-flop 42 is "0", the output of the gate G30 will be "1" and the output of the gate G32 be "0" giving an output "0" on the output 45. The output of the pulse generator 38 is connected to the second inverted input of the AND gate G31. When this output is "0" and assuming that the output from the flip-flop 42 is "0", the output of the gate G31 will be "1" and the output of the gate G33 be "0" giving an output "0" on the output 46.

A third flip-flop 47 provides the output vo. It includes four AND gates G42, G43, G34, G35, each having two inverted inputs and a non-inverted output, and two OR gates G36 and G37. The gate G36

has four non-inverted inputs and an inverted output. The gate G37 has three non-inverted inputs and an inverted output. The non-inverted output of the OR gate G37 provides the output signal v_o . The output of the gates G42 and G43 are connected to an input each of the gate G36. The output of the gates G34 and G35 are connected to an input each of the gate G37. The signal M_E is connected to the third input of the OR gate G36. The inverted output of the gate G36 is connected to the third input of the OR gate G37, and the inverted output of the gate G37 is connected to the fourth input of the OR gate G36.

The output 45 of the flip-flop 44 is connected to one of the inverted inputs of the AND gates G43 and G34 setting them in operation to let through a "0" signal coming to their other input when there is a "0" on the output 45. The output 46 of the flip-flop 44 is connected to one of the inverted inputs of the AND gates G42 and G35 setting them in operation to let through a "0" signal coming to their other input when there is a "0" on the output 46. The output of the generator 37 is connected to the other of the inverted inputs of the AND gates G42 and G34. The output of the generator 38 is connected to the other of the inverted inputs of the AND gates G43 and G35.

The outputs of the pulse generators 37 and 38 are also connected to each of two inverted inputs of an AND gate G38 having a non-inverted output connected to the output Co , which gives a pulse every time there is a "0" on the generator outputs simultaneously.

The mark signal M_E is directly connected to the output Mo .

It is to be noted that the circuits shown in FIGs 3 to 9 only are embodiments of suitable circuits to provide port circuits for the transmission bus and that several other kinds of circuits can be provided instead of them.

5 While the invention has been described with reference to specific embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted for elements thereof without departing from the true spirit and scope of the invention. In addition, modifications may be made without departing from the essential teachings of the invention.

We claim

1. A method for serial transmission of pieces of information, being of at least two kinds, the first being a binary digit "1", the second being a binary digit "0", c h a r a c t e r i z e d in that it includes the steps of:
- 5 a) transforming each piece of information into a coded signal including at least three analogue signals, each being selectable among at least two signal levels for a piece of information of said first and second kind;
- 10 b) transferring said analogue signals across the same amount of conductors as said analogue signals; and
- c) transforming said analogue signals back to said piece of information.
2. A method according to Claim 1, c h a r a c t e r i z e d in that said piece of information is of three kinds, the first being 15 said binary digit "1", said second being said binary digit "0". and said third being "idling", and that for said piece of information "idling" at least a third signal level is provided for all said analogue signals.
- 20 3. A method according to Claim 2, c h a r a c t e r i z e d in that said transmission port will provide a sequence of signal conditions chosen among a number of combinations of said analogue signals ((Z,Z,Z), (H,L,L), (L,H,L), (L,L,H)), each of said 25 combinations providing an individual potential on each of said different conductors, the sum of the potentials on the conductors divided with the number of conductors provides a mean potential for each of said conditions, said mean potential being approximately constant and independent of the signal combination 30 on said conductors.
4. A method according to any of Claims 1 to 3, in which the

analogue signals are three, characterized in that during a transmission of said first and second kind of piece of information, "0" and "1", each piece of information is transmitted by a change of signal levels of said analogue signals such that one of said analogue signals changes its signal level from said first level to said second level and a second of said conductors changes its signal level from said second level to said first level and a third of said conductors keeps its level, and in that the analogue signals changing levels are different for a transmitted "0" and for a transmitted "1".

5. A method according to any of Claims 1 to 4, characterized in that there are at least three different combinations of signal levels of said analogue signals, said combinations being set in a prescribed order, and that one kind of piece of information, for instance "0", is transmitted by a change of combination in said prescribed order and the other kind of piece of information, for instance "1", is transmitted by a change of combination backwards against said prescribed order.

6. A method according to Claim 5, characterized in that said change of combination is made controlled by a clock signal, and that said clock signal is derived from the transferred analogue signal combination when transforming said analogue signals back to said piece of information.

7. A method according to any of Claims 2 to 6, characterized in that a piece of information serial transmission of a piece of information sequence, said sequence is commenced and ended by providing an idling nominal signal level on all said analogue signals.

8. A method according to any of Claims 2 to 6, characterized in that a piece of information serial transmission of a piece of information sequence, said sequence is commenced

and ended by providing an idling nominal signal level on all the analogue signals separate from said first and said second nominal signal level; that there are at least three different combinations of signal levels of said analogue signals, said combinations being set in a prescribed order, and that one kind of piece of information, for instance "0", is transmitted by a change of combination in said prescribed order and the other kind of piece of information, for instance "1", is transmitted by a change of combination backwards against said prescribed order; and in that a signal sequence after said idling signal begins from a starting combination.

9. A method according to Claim 8, characterized in that each sequence of transmitted piece of information sequence starts with a reference piece of information, and that a sensing the direction of said change of order is sensed using said reference piece of information.

10. An electronic communication link for serial transmission of pieces of information, being of at least two kinds, the first being a binary digit "1", the second being a binary digit "0", characterized in that it includes:

- a) a multiple conductor constellation having at least three conductors (R,S,T), said constellation having an input side and an output side,
- b) at least one transmission port (1) connected to said input side of said constellation to which each information to be transferred is provided as a series of said pieces of information and which transforms each piece of information into a multiple part code, each part being transmitted to an individual one of said conductors in said constellation,
- c) at least one receiving port (2, 3) connected to said output

side of said constellation receiving said multiple part code from said conductors in said constellation and converting it back.

- 5 11. An electronic communication link according to Claim 10, characterized in that the kinds of piece of informations to be transferred through said link are at least three, the first being said binary digit "1", said second being said binary digit "0". and said third being "idling".
- 10
12. An electronic communication link according to Claim 10 or 11, characterized in that each code for transmitting said first and second kind of pieces of information, "0" and "1", is comprised of a combination of at least a first and a second
- 15 nominal signal level to be individually provided on said conductors of said multiple conductor constellation.
13. An electronic communication link according to Claim 12, characterized in that said transmission port will
- 20 provide a sequence of signal conditions chosen among a number of different signal conditions ((Z,Z,Z), (H,L,L), (L,H,L), (L,L,H)) on said conductors, each of said conditions providing an individual potential on each of said different conductors, the sum of the potentials on the conductors divided with the number
- 25 of conductors providing a mean potential for each of said conditions, said mean potential being approximately constant and independent of the signal condition on said conductors.
14. An electronic communication link according to Claim 12 or
- 30 13, characterized in that a code for transmitting a piece of information representing an idling communication comprises an idling nominal signal level (V_Z) separate from said first and said second nominal signal level.
- 35 15. An electronic communication link according to Claim 14,

c h a r a c t e r i z e d in that said idling nominal signal level is approximately the same as said mean level for the added signal levels on said conductors during a code transmission of a "0" or a "1".

5

16. An electronic communication link according to any of Claims 12 to 15, in which the conductors are three, c h a r a c t e r i z e d in that said transmission port (1) codes said series of pieces of information provided at its input side during a transmission of said first and second kind of pieces of information, "0" and "1", such that each piece of information is transmitted by a change of signal levels on said conductors so that one of said conductors changes its signal level from said first level to said second level and a second of said conductors changes its signal level from said second level to said first level and a third of said conductors keeps its level, and in that the conductors changing levels are different for a transmitted piece of information of said first kind, "0", and for a transmitted piece of information of said second kind, "1".

20

17. An electronic communication link according to any of Claims 12 tp 16, c h a r a c t e r i z e d in that there are at least three different combinations (H,L,L), (L,H,L), (L,L,H) of signal levels, H denoting said first level and L denotating said second level, on said conductors, said combinations being set in a prescribed order, and that said transmission port (1) is arranged such as to transmit one kind of piece of information, for instance said first kind "0", by a change of combination in said prescribed order and the other kind of piece of information, for instance said second kind "1", by a change of combination backwards against said prescribed order.

25
30

18. An electronic communication link according to any of Claims 12 to 17, c h a r a c t e r i z e d in that said transmission

35

port (1) for a serial transmission of a piece of information sequence, commences and ends said sequence by providing said idling nominal signal level (V_Z) on all the conductors separate from said first and said second nominal signal level (V_H and V_L).

5

19. An electronic communication link according to any of Claims 12 to 18, characterized in that said transmission port (1) for serial transmission of a piece of information sequence, commences and ends said sequence by providing an idling nominal signal level on all the conductors separate from said first and said second nominal signal level; that said transmission port (1) provides at least three different combinations of signal levels (H,L,L), (L,H,L), (L,L,H) of signal levels, H denoting said first level and L denotating said second level, on said conductors, said combinations being set in a prescribed order, and that one kind of piece of information, for instance said first kind "0", is transmitted by a change of combination in said prescribed order and the other kind of piece of information, for instance said second kind "1", is transmitted by a change of combination backwards against said prescribed order; and in that a signal sequence after said idling signal begins from a starting combination.

10

15

20

20. An electronic communication link according to Claim 19, characterized in that each sequence of transmitted piece of information sequence starts with a reference piece of information (R), and wherein a decoder connected to said conductors includes means for sensing the direction of said change of order by aid of said reference piece of information.

25




FIG.1




FIG.2

2/4




FIG.3




FIG.4




FIG.5




FIG. 6




FIG. 7




FIG. 8





FIG. 9

INTERNATIONAL SEARCH REPORT

International Application No PCT/SE 91/00511

I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) ⁶		
According to International Patent Classification (IPC) or to both National Classification and IPC		
IPC5: H 03 M 5/06		
II. FIELDS SEARCHED		
Minimum Documentation Searched ⁷		
Classification System	Classification Symbols	
IPC5	H 03 M, H 04 L	
Documentation Searched other than Minimum Documentation to the Extent that such Documents are Included in Fields Searched ⁸		
SE,DK,FI,NO classes as above		
III. DOCUMENTS CONSIDERED TO BE RELEVANT⁹		
Category *	Citation of Document, ¹¹ with indication, where appropriate, of the relevant passages ¹²	Relevant to Claim No. ¹³
A,P	US, A, 4983965 (DOI ET AL) 8 January 1991, see the whole document ----- -----	1-20
<p>* Special categories of cited documents:¹⁰</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance, the claimed invention cannot be considered novel or cannot be considered to involve an inventive step</p> <p>"Y" document of particular relevance, the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>"&" document member of the same patent family</p>		
IV. CERTIFICATION		
Date of the Actual Completion of the International Search	Date of Mailing of this International Search Report	
24th October 1991	1991 -10- 30	
International Searching Authority	Signature of Authorized Officer	
SWEDISH PATENT OFFICE	 RUNE BENGTSSON	

ANNEX TO THE INTERNATIONAL SEARCH REPORT
ON INTERNATIONAL PATENT APPLICATION NO.PCT/SE 91/00511

This annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report.
The members are as contained in the Swedish Patent Office EDP file on 91-09-27
The Swedish Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US-A- 4983965	91-01-08	JP-A- 2156732	90-06-15