

(19)  
(12)

(KR)  
(B1)

(51) 。 Int. Cl.7  
G11C 11/403

(45)  
(11)  
(24)

2004 06 30  
10-0437610  
2004 06 16

(21) 10-2001-0058146  
(22) 2001 09 20

(65)  
(43)

10-2003-0025320  
2003 03 29

(73)

136-1

(72)

203-111

(74)

:

(54)

(normal mode)

(partial array self refresh mode)

(stand-by)

1

1  
2  
3  
4  
5  
6



(107) 1 pBA , period , partial 가 , BA (105) , BA  
 1 (101) (pBA) (103) (101) (pBA) (103) (105) (pBA)  
 03) (107) (partial) (103) (BA) (BA) (103) (105) (pBA) 가 (107) (BA) (period)  
 (BA) (105) , 가 (101) (103) (pB  
 A)가 (105) (103) (101) (103) (101) (pBA)가 가 가 ,  
 (101) (BA) 가 가 ,  
 2 (103) 2 (201) (203) (105)가 2 n 2 FUSb  
 (FUSb) n 가 , (partial), (BA) 1 가 (105) (pBA),  
 (201) 가 1 (201) (FUSb) (105)  
 가 2n 3 가 3 (201) n 가 (307) (303, 305) , PU  
 3 (307) (power up) 3 VCC (201) (301) , 2 NMOS 가 (303, 305) , PU  
 Pb (high level) 가 가  
 3 (301) (VCC) , (307) (wafer test)  
 (fuse cutting) 가 가  
 3 (301)가 (PUPb)가 (FUSb) (301)가 (N1) (F  
 N1)가 (FUSb) (301)가 (301)가 (N1)  
 USb) (FUSb) (FUSb) 1 0 (301)  
 (203) (pBA) (BA)  
 (BA) (201) (pBA) (105)가 2 n ,  
 403 405 , 407 409 가 (transmission gate) 가 . partial 401 NAND ,  
 , pBA (101) , BA FUSb 3  
 ial) 4 (pBA)가 (BA) (partial)가 (part  
 (FUSb) (pBA)가 (BA) 가  
 4 n  
 2n 5 가  
 5 (501) (503) , period1 1 (505) , period2 , peri  
 2 5 period0 FUSp (501) , period1 1 (505) , period2 , peri

od (505) (501) 가 (period0, period1, period2)

(505) (503) (FUSp) (501) (505) (period0, period1, period2)

가

가

가

(501) 가

(period0, period1, period2) (505) 5 (

3 (FUSp)가 m

501) 2 m 가 (501)

6 (501) 6 SLOSC

$\mu s$  (period0) SLOSC 3 3 (period0) 가 . 3

, SLOSC 3 가 6 (period1)

4 1 (period1) 5 2 (period2) 1 (period1) 가

2 (period2) 가 2 (period2) 가

(period0) 1 (period1) 가

(503) 3 가 (503)

(FUSp) 2 (505) (503) (501)

7 7 NOR (701) NAND (703, 705, 70

7, 709) 7 period0 3 , period1 4 1 , period2

5 2 , period FUSp0 1

FUSp1 2 가

1 (FUSp0) 2 (FUSp1)가 3

(period0)가 가 1 (FUSp0)

od1)가 2 (FUSp1) 4 1 (peri

2)가 가 가 5 2 (period

가

가

(57)

1.

(pre bank selection signal)

(predetermined bank)

1 2.

가

1 3.

1 4.

1 5.

가

6.

(pre bank selection signal)  
(predetermined bank)

7.

(pre bank selection signal)  
(predetermined bank)


가

6 8.


7

가


1




2




3



4



5



6

