## **PCT**

07/949,891

# WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



### INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 5:
H01L 23/525

A1
(11) International Publication Number: WO 94/07266
(43) International Publication Date: 31 March 1994 (31.03.94)

(21) International Application Number: PCT/US93/09017

(22) International Filing Date: 22 September 1993 (22.09.93)

(30) Priority data:

23 September 1992 (23.09.92) US

(71) Applicant: MASSACHUSETTS INSTITUTE OF TECH-NOLOGY [US/US]; 77 Massachusetts Avenue, Cambridge, MA 02139 (US).

(72) Inventor: COHEN, Simon, S.; 122 Farms Drive, Burlington, MA 01803 (US).


(74) Agents: SMITH, James, M. et al.; Hamilton, Brook, Smith & Reynolds, Two Militia Drive, Lexington, MA 02173 (US).

(81) Designated States: CA, JP, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE)

**Published** 

With international search report.

(54) Title: A VOLTAGE PROGRAMMABLE LINK HAVING REDUCED CAPACITANCE



#### (57) Abstract

The present invention discloses a voltage programmable link structure and a method for making the structure. The voltage programmable link structure reduces parasitic capacitance by using ion implantation. The voltage programmable link structure includes a first conductive element (14) placed over a substrate (12, 13). A transformable insulator (16) is deposited over the first conductive element. The transformable insulator material (16) is deposited with an ion implanted layer (20). A second conductive element (24) is deposited over the ion implanted layer (18). An electrical path is formed between the first and second conductive elements by applying a voltage between the elements across at least one region of the insulator, such that the insulating material is transformed and rendered conductive to form an electrical signal path.

## FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	FR	France	MR	Mauritania
ΑU	Australia	GA	Gabon	MW	Malawi
BB	Barbados	GB	United Kingdom	NE	Niger
BE	Belgium	GN	Guinea	NL	Netherlands
BF	Burkina Faso	GR	Greece	NO	Norway
BG	Bulgaria	HU	Hungary	NZ	New Zealand
BJ	Benin	ΙE	Ireland	PL	Poland
BR	Brazil	IT	Italy	PT	Portugal
BY	Belarus	JP	Japan	RO	Romania
CA	Canada	KP	Democratic People's Republic	RU	Russian Federation
CF	Central African Republic		of Korea	SD	Sudan
CG	Congo	KR	Republic of Korea	SE	Sweden
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
Cl	Côte d'Ivoire	LI	Liechtenstein	SK	Slovak Republic
CM	Cameroon	LK	Sri Lanka	SN	Senegal
CN	China	LU	Luxembourg	TD	Chad
CS	Czechoslovakia	LV	Latvia	TG	Togo
CZ	Czech Republic	MC	Monaco	UA	Ukraine
DE	Germany	MG	Madagascar	US	United States of America
DK	Denmark	ML	Mali	UZ	Uzbekistan
ES	Spain	MN	Mongolia	VN	Viet Nam
FI	Finland		· ·		

-1-

# A VOLTAGE PROGRAMMABLE LINK HAVING REDUCED CAPACITANCE

#### Background of the Invention

This invention is related generally to solid state integrated circuit fabrication and more particularly, to methods for fabricating voltage programmable link structures.

Programmable conductive paths, particularly "links" between two or more distinct conductive layers, are increasingly employed in solid-state integrated circuit fabrication to produce a wide variety of programmable circuits including, for example, field programmable gate arrays ("FPGAs"), programmable read only memories ("PROMs"), and other programmable electronic devices.

- 15 Typically, these devices are "programmed" by applying an electrical voltage to trigger an "antifuse" link structure between two conductive layers that are separated by an insulator to establish an electrical connection therebetween.
- While this approach permits an almost limitless variety of custom circuits, certain factors make programmable devices difficult to implement. To be useful, the link structures must remain insulating at the normal operating voltage for solid state devices (e.g.,
- nominally five volts), but must reliably "break down," or respond, to a programming voltage which is higher than the normal operating voltage. Typically, the programming voltage should be no more than about fifteen volts so that other structures on the circuit are not damaged.
- If a link structure breaks down at a voltage below the programming voltage (or breakdown voltage), an unintended altered circuit will result, thereby disturbing

PCT/US93/09017 WO 94/07266

the normal operation of the existing circuit. On the other hand, if the programmable link structure is overresistant to the programming voltage, either the conductive path will not be formed when desired, or 5 greater voltages must be applied with the attendant risk of damage to nearby structures on the wafer.

One way to implement a voltage programmable link structure is to use two levels of metallization agents and a composite insulator made of a deposited silicon oxide 10 film interposed between two like films of silicon nitride. The insulator stack is deposited over the first metal and then a thin film of aluminum (in the order of 20 nm) is deposited over the insulator to protect it from etchants in a subsequent step. Next, the thin film of aluminum is patterned by etching to form patches which define potential links, and then a dielectric is deposited thereover. A portion of the dielectric is then removed over the patches, and the remainder of second metal element is deposited in the removed portion.

One problem with this approach is that the thin aluminum film deposited over the insulator has to be patterned by etching in order to keep individual links isolated. This etching process is a rather delicate matter. For example, a dry or wet etch must be strictly 25 controlled or else the thin insulator stack will be damaged, causing a possible short between the first and second metals.

20

Another problem is that misalignment of the aluminum layer patches and the second metal element can result in 30 etching of the transformable insulation layer and a short between the two metal layers. To prevent the misalignment and accompanying short from occurring, the patch must be made considerably larger than the link area. However,

-3-

since the size of the patch and parasitic capacitance are linearly related, a larger patch would be accompanied by a large parasitic capacitance. Parasitic capacitance is a problem because it slows the speed of the integrated circuit and prevents it from operating efficiently.

Furthermore, it is important that the voltage programmable link structure be able to meet the expected requirements for the next generation of FPGAs (e.g., 0.8  $\mu$ m). It is expected that the alignment tolerance for the next generation of FPGAs will be about 0.2  $\mu$ m, so an actual 0.8 x 0.8  $\mu$ m<sup>2</sup> link structure would require an increase in area equal to about 1.2 x 1.2  $\mu$ m<sup>2</sup>. The increase in size results in an increase in parasitic capacitance. Thus, there is also a need for a voltage programmable link structure that can meet the expected requirements for the next generation of FPGAs without having an increase in parasitic capacitance.

#### Summary of the Invention

The present invention provides a voltage programmable link structure and a method for fabricating the link 20 without having to etch the initial layer of the second metallization element. Instead of delineating the initial layer with etched patches, the present invention uses ion implantation to form a patched surface of conductive regions surrounded by nonconductive regions. 25 implanted layer serves as an etch stop larger than the conductive region when opening a contact hole in the dielectric and provides conductive patches for linking the two metal layers. An advantage of this structure is that problems associated with misalignment between the bulk of the second metal element and the conductive patches are greatly reduced. Also, parasitic capacitance is minimized

because the size of the patches can be designed to offset the parasitic capacitance. The first metal layer of the second metal element is preferably made of aluminum but may also be of other materials such as amorphous or 5 polycrystalline silicon.

Thus, in accordance with one embodiment of the present invention, there is provided a voltage programmable link structure that includes a first conductive element deposited over a substrate. A

10 transformable insulator is deposited over the first conductive element. Deposited over the transformable insulator is a conductive layer which is ion implanted to form nonconductive regions around conductive link patches. An insulating dielectric layer is formed over the ion
15 implanted layer and etched to expose the patches. A second conductive element is deposited within the etched regions over the conductive link patches. At least one conductive path is formed when a voltage is applied between the first and second conductive elements across the insulator material.

The ion implanted conductive layer is preferably an aluminum material of about 200 Å. The aluminum layer is implanted with either nitrogen or oxygen ions, resulting in an aluminum nitride (AlN) or an alumina (Al $_2$ O $_3$ ) surface, respectively. These surfaces are impervious to commonly used etchants making it an excellent continuous etch stop. This property is important in opening a window in the dielectric insulator for exposing the conductive link patches.

30 Before the aluminum layer is ion implanted, a photoresist is placed over aluminum to serve as a mask. A portion of the photoresist is removed using conventional photolithographic techniques and the remaining portion of

the photoresist is used to mask the aluminum surface from the ions. After the ion implantation is finished, the photoresist is removed. The resulting structure is a patched surface of either aluminum nitride (AlN) or alumina (Al<sub>2</sub>O<sub>3</sub>) except where the photoresist served as a mask. The portion of the surface that was masked from the ions defines a conductive patch. The full layer is used as an etch stop and the patches serve in establishing links between the first and second conductive elements.

10 The first and second conductive elements are preferably metallization layers that are comprised of varying compositions. For example, the conductive elements may be a non-refractory material, wherein the non-refractory material as described in U.S. Application 15 Serial No. 07/860,678, is aluminum. In another embodiment, the conductive elements may be a refractory material selected from a group comprising metals, refractory metal alloys, refractory metal nitrides and refractory metal silicides. Preferably, the refractory material is selected from a group comprising molybdenum, titanium and tungsten.

Yet another metallization layer is that of modified nonrefractory material such as formed by titanium or molybdenum diffused into aluminum as described in U.S.

25 Application Serial No. 735,472.

The transformable insulator material is preferably a silicon oxide insulator sandwiched between layers of silicon nitride. The silicon nitride layers serve as a protective barrier against the conductive elements. This minimizes the chance of chemical reactions degrading the structure over a period of time.

After the formation of the above structure, conductive links are formed by applying a predetermined

voltage. The predetermined voltage is typically greater than 7 volts but less than 15 volts, preferably on the order of about 7.5 to about 12.5 volts, and most preferably on the order of about 8.5 to 10.5 volts. The application of this voltage results in localized dielectric breakdown and formation of a conductive path.

While the present invention will hereinafter be described in connection with a preferred embodiment and method of producing, it will be understood that it is not intended to limit the invention to these embodiments.

Instead, it is intended to cover all alternatives, modifications and equivalents as may be included within the spirit and scope of the present invention as defined by the appended claims.

#### 15 Brief Description of the Drawings

Figure 1 is a sectional view of a voltage programmable link structure according to the present invention.

Figures 2A-2B show a sectional view comparison of the voltage programmable links of the present invention to the prior art.

Figures 3A-3I illustrate a schematic method of fabricating a voltage programmable link structure according to the present invention.

25 Figure 4 is a sectional view of an integrated circuit showing a plurality of voltage programmable link structures according to the present invention.

## Detailed Description of the Invention

In Figure 1, a voltage programmable link structure 10 30 is shown formed upon a substrate 12 (which can be a field insulator or an active device layer of an integrated

PCT/US93/09017 WO 94/07266

circuit wafer). The link 10 further includes a field oxide layer 13 deposited over the substrate, a first metallization layer (M1) 14 deposited over the field oxide layer, a transformable insulator link material 16 5 deposited over the first metal layer, a thin film of an ion implanted conductive material (i.e., aluminum) 20 deposited over the insulator link material, an interlevel dielectric material 22 deposited over a portion of the ion implanted layer, and a second metallization layer (M2) 24 deposited over the interlevel dielectric material.

In one embodiment, the first and second metallization layers are made entirely from a refractory conductive material such as refractory metals, refractory metal alloys, refractory metal nitrides, and refractory metal 15 silicides. More specifically, molybdenum, titanium, and tungsten are suitable for the present invention.

10

In a second embodiment, the first and second metal layers are made from a modified aluminum. In its simplest form, modified aluminum is formed by depositing an 20 aluminum layer on substrate 12, followed by deposition of a thin (e.g., less than about 50 nm) refractory conductive layer. The wafer is then sintered to form an intermetallic compound.

In a third embodiment, the first and second 25 metallization layers are three layer structures which are mirror images of each other. Each includes a first layer of a non-refractory conductive material, such as aluminum (1% silicon), and a capping of about 10-50 nanometers of refractory conductive material such as titanium. 30 refractory material diffuses into the aluminum to prevent the first and second metal layers from having marked surface irregularities known as "hillocks" that occur during sintering and other device processing steps. These hillocks will pierce and damage adjacent insulator layers unless such insulator layers are made rather thick (e.g., greater than 500 nanometers). The first and second layers each have a final layer, such as 10-50 nanometers of aluminum (1% silicon) to prevent interaction with the transformable insulating layer. For more details on the hillocks, reference is made to U.S. Patent Application Serial No. 07/918,568, filed July 22, 1992, which is herein incorporated by reference.

Once the first conductive element has been formed, it 10 is overlaid with the transformable link insulator material 16 at least at each programmable link site. The link material is preferably a silicon oxide insulator and can also include one or more other insulating layers to 15 physically separate the silicon oxide from the first and second conductive elements. In the preferred embodiment, silicon nitride layers sandwich the silicon oxide layer to protect it from the metallization layers 14 and 24. This minimizes the chance of chemical reactions degrading the 20 structure over time. These three layers each have a thickness ranging from about 5 to about 30 nm, preferably less than 15 nm with 10 nm being the preferred size. thickness of these layers may vary with particular applications, but it is necessary that they be designed to cause the link material to become conductive as a voltage is applied from the second metal layer 24 to the first metal layer 14.

The various link insulator components are preferably deposited by using plasma-enhanced chemical vapor

deposition (PECVD) rather than thermal growth or thermal chemical vapor deposition (CVD). PECVD is a highly controllable process and, since it is performed at a relatively low temperature, aluminum can be used as a

-9-

first layer conductor, rather than conductors with a higher melting point such as polysilicon. Also, thermally grown oxides tend to be very robust so that even very thin layers require high programming voltages. The use of PECVD oxide and nitride layers allows the use of a thicker insulator layer, thereby reducing parasitic capacitances, while still retaining a low programming voltage.

Moreover, PECVD techniques permit control over the silicon content. In forming the link structures of the present invention, silicon-rich insulators have been found useful. In some applications, it may be preferable to deposit silicon-rich compositions with up to twice as much silicon as the normal (SiO<sub>2</sub> and Si<sub>3</sub>N<sub>4</sub>) stoichiometric formulae. For example, when silicon-rich compositions are desired, the oxide layers of the link compositions can be described by the formula: SiO<sub>x</sub>, where x can range from about 1.5 to about 2.0, and the nitride layers can be described by the formula: SiN<sub>y</sub>, where y can range from about 0.32 to about 1.3.

Following the deposition of the transformable 20 insulator link structure is the deposition of the thin film of conductive material 20. The conductive material is preferably aluminum, but may be a sandwich of aluminum and titanium or molybdenum or amorphous or polycrystalline silicon. The thin aluminum layer serves as a base pad for 25 the second metal layer 24 and as an etch stop and need not be thicker than about 10 nm. Instead of etching the aluminum layer as in U.S patent application Serial No. 07/860,678, ion implantation is used to delineate the 30 patches of nonconductive and conductive regions. conductive regions serve to link the first and second metal layers and the nonconductive regions serve to isolate the links. In the present invention, either

nitrogen or oxygen ions are implanted in the aluminum surface, yielding aluminum nitride (AlN) or alumina (Al<sub>2</sub>O<sub>3</sub>) regions, respectively. The aluminum nitride and alumina patches are nonconductive while regions of the conductive layer 20 that were not ion implanted remain conductive.

Once the deposited aluminum layer 20 is implanted with nitrogen or oxygen ions, the interlevel dielectric material 22 is then deposited over the entire ion

10 implanted aluminum surface. Then, a portion of the dielectric material is etched away leaving a window over the conductive patch. The etched window is then filled with the second metal layer 24. An electrical path is formed between the first and second conductive elements at selected patches by applying a voltage therebetween across the insulator. The insulator is then transformed into a conductive state to form an electrical signal path.

A comparison of the voltage programmable structure of U.S. patent application, Serial No. 07/918,568 and the 20 present invention is shown in Figures 2A and 2B. Figure 2A shows the voltage programmable link structure of U.S. patent application, Serial No. 07/918,568 and Figure 2B shows the ion implanted programmable link structure of the present invention. In Figure 2A the first metal and the 25 second metal layer are misaligned. With misalignment, the patch does not provide a full etch stop with etching of the dielectric layer 22, so the etchant cuts a hole through the insulator layer 16 and causes a short between the first and second metal layers. To prevent a short 30 from occurring, the patch must be designed to be considerably larger as highlighted in dashed lines. Increased patch size reduces density of the overall circuit. As mentioned earlier, the increase in patch size

-11-

causes an increase in parasitic capacitance, which seriously degrades the performance of the structure. On the other hand, the parasitic capacitance and misalignment problems are not present in the present invention because ion implantation is used. The continuous layer of nonconductive and conductive regions serves as a continuous etch stop. In the present invention, as long as adequate contact is available between the conductive patch and the remainder of the second conductive metal the reliability of the link is assured. Indeed, even in a case of gross misalignment where some increase in the capacitance will invariably take place, this increase will be minimal since the insulator outside the conductive patch region is thicker now.

The voltage programmable link structure 10 is formed 15 in the manner illustrated in Figures 3A-3I. The specific processing conditions and dimensions serve to illustrate the present method but can be varied depending upon the materials used and the desired application and device geometry. First, as shown in Figure 3A, a field oxide layer 13 is deposited over a silicon substrate 12. the first metal layer 14 is deposited over the field oxide layer. Then, the transformable insulator material 16 is deposited over the first metal layer 14. A thin film of a conductive layer (i.e., aluminum) 20 is then deposited over the insulator. It may be advantageous to follow the deposition of the thin aluminum film with the deposition of a similarly thin film of silicon oxide. The silicon oxide layer serves as a protecting layer between the thin 30 aluminum film and a photoresist material that is used for masking the ion implantation. Significantly, the oxide layer in the nonmasked areas prevents sputtering of the aluminum layer during the ion implantation process.

Once the aluminum layer 20 is deposited, a photoresist 26 is spray or spincoated (Figure 3B) thereover. The photoresist is baked at a predetermined temperature usually between 50C-150C to fix the 5 photoresist. Next a mask is disposed over the photoresist and the resist is exposed to light. The exposed areas of the photoresist are then washed away with a suitable solvent, such as a photoresist developer. The resulting structure is shown in Figure 3C and is used as a mask for 10 the ion implantation. The size of the photoresist determines the size of patch 18 which is used to connect the first and second metallization layers. As the size of the patch increases so does the parasitic capacitance. Thus, it is necessary to maintain a small patch size. 15 Preferably, the patch 18 should be about 1.0 $\mu$  in width. This particular size reduces the effects of parasitic capacitance and consistently causes the structure to breakdown at a programming voltage of 10 volts. However, the patch can be made smaller if desired. The breakdown 20 voltage can also be varied by changing the insulator thickness which also minimizes parasitic capacitance.

Figures 3D-3E show the photoresist acting as a mask as the thin aluminum layer 20 is implanted with either nitrogen or oxygen ions. After the thin aluminum layer 20 has been ion implanted, the photoresist is then washed away with a suitable solvent, such as a photoresist developer (Figure 3F). After the photoresist is removed, there is a thin film aluminum surface patched with either nitrogen or oxygen, resulting in aluminum nitride (AlN) or alumina (Al<sub>2</sub>O<sub>3</sub>), respectively. The regions of aluminum nitride and alumina are nonconductive, whereas the region that was masked from the ion implantation is conductive. The patched surfaces are desirable because they form a

continuous etch stop that is very difficult to etch. The use of nitrogen or oxygen for implantation into aluminum creates a coating which is very resistant to corrosion. This property is important in opening a contact hole for the interlevel dielectric 22.

After delineating the thin patch, the interlevel dielectric 22 is then deposited over the entire aluminum patched surface and etched away in the region of the link forming a window 23 (Figures 3G-3H). The thin aluminum layer acts as an etch stop to protect the transformable link from etching.

After etching the dielectric material, the etched window is then filled with the second conductive material 24 (e.g., aluminum, modified aluminum or a bulk refractive conductor, Figure 3I). Conductive links are formed by the application of a predetermined voltage, typically greater than seven volts but less than 15 volts, preferably on the order of about 7.5 to about 12.5 volts, and most preferably on the order of about 8.5 to about 10.5 volts.

The application of this voltage results in localized dielectric break down and formation of a conductive path.

Figure 4 is a sectional view of an integrated circuit 30 showing a plurality of programmable link structures in accordance with the invention. In circuit 30, a number of active devices are formed upon a substrate S. For example, on the left side of the illustration, a transistor is shown comprising source 32, drain 34 and gate 36. The components of this active device are isolated from the other structures of the wafer by a thick oxide layer 38 (and a thinner gate oxide 40 in the vicinity of the transistor gate 36). The formation of such active devices is well known in the art. Another transistor having a similar source, drain and gate

elements 32', 34' and 36', respectively, is shown at the right side of Figure 4.

First metallization layer M1 is deposited in order to interconnect various active device elements on circuit 30.

5 For example, on the left side of the illustration, the conductor layer M1 provides electrical connections to the source 32 and drain 34. Metallization layer M1 provides electrical contact with polysilicon gate region 36' as shown on the right side of the figure. In accordance with the present invention, metallization layer M1 comprises a refractory conductive material, composite, or modified aluminum, as described above, which substantially reduces the hillock-induced defects associated with aluminum-based structures. Layer M1 further includes a non-refractory top coating as described above.

A decomposable insulator 44 is deposited according to the present invention. The decomposable insulator 44 comprises a three-part deposited sandwich, as described above, comprising a first silicon nitride layer, a middle silicon oxide layer and upper silicon nitride layer. These three layers each have thicknesses ranging from about 3 to 30 nm, preferably less than 15 nm. For example, each of the three layers of the link structure 20 are about 10 nm thick. After depositing the insulator 44, an aluminum layer 43 is deposited thereon and ion implanted to form conductive patches within nonconductive isolating regions. Following the ion implantation of the aluminum layer is the deposition of dielectric 45. A portion of the dielectric is removed to expose the conductive patches of the aluminum layer. Following the deposition of the dielectric material, a second (upper) metallization layer M2 is deposited to form another set of interconnects, again as described above.

PCT/US93/09017 WO 94/07266

Link structure 50, as shown in Figure 4, permits an electrically programmable link to be formed between upper metal layer M2, lower layer M1 and transistor drain 34. Similarly, link structure 60 permits the formation of a 5 link between layers M2 and M1 (in which the M1 line is electrically connected to another device element not shown in the sectional plane of Figure 4). Link structure 70 permits the formation of a link between M2, M1 and the gate 36' of the transistor shown on the right side of the 10 figure.

While the present invention has been particularly described in conjunction with a preferred embodiment and method of use, it will be understood that it is not intended to limit the invention to this embodiment. 15 Instead, it is intended to cover all alternatives, modifications, and variations which will be apparent to those skilled in the art without departing from the spirit and scope of the present invention as defined by the appended claims.

For example, the term "aluminum" as used herein is 20 intended to encompass not only pure aluminum but also various aluminum alloys, including AlSi, AlSiCu, AlCu, AlTi, AlCuCr and the like which are known and used routinely in the semiconductor industry.

25

Also, the terms "first" and "second" metallization layers are used herein to distinguish between lower and upper metallization lines. It should be clear that the "first" metallization line need not be the first or lowest conductive path in the integrated circuit. Likewise, the 30 "second" layer need not be the only other metallization layer. There may be other metallization layers that do not enter into the programmable link.

-16-

Moreover, the invention can be practiced to establish links between more than two conductive layers, the term "first" and "second" being merely shorthand expressions for the bottom and top of the conductive path,

5 respectively.

Likewise, the term "substrate" is used herein to describe various layers which may lie below the "first" metallization layer, including the bulk silicon of the wafer, active devices (e.g., sources, gates and/or drain regions), gate oxide layers, and other structures as the case may be. Finally, it should be appreciated that the link structures and methods of the present invention need not be limited to silicon-based devices, but rather can also find applications in other semiconductor devices, such as gallium arsenide structures and the like.

The ion implantation need only be performed in a region surrounding the conductive patch sufficient to electrically isolate the patch and avoid alignment problems. Beyond that ion implanted region the layer may be etched so as not to remain a continuous layer across the entire surface.

-17-

#### **CLAIMS**

- 1. An electrically programmable link structure comprising:
  - a first conductive element;
  - a transformable insulator material deposited over the first conductive element;

an ion implanted layer over the transformable insulator, the ion implanted layer having conductive patches within nonconductive ion implanted regions;

a dielectric material deposited over a portion of the ion implanted layer, holes being formed therein over the conductive patches; and

a second conductive element deposited over the ion implanted layer, wherein at least one conductive path is formable by applying a voltage between the first and second conductive elements across the conductive regions of the ion implanted layer and the insulator material.

- 2. An electrically programmable link structure according to Claim 1, wherein the ion implanted layer is an aluminum layer implanted with oxygen ions to form regions of alumina (Al<sub>2</sub>O<sub>3</sub>), the alumina regions being nonconductive.
- 3. An electrically programmable link structure according to Claim 1, wherein the ion implanted layer is an aluminum layer implanted with nitrogen ions to form regions of aluminum nitride (AlN), the aluminum nitride being nonconductive.

- 4. An electrically programmable link structure according to Claim 1 wherein the ion implanted layer is amorphous or polycrystalline silicon.
- 5. An electrically programmable link structure according to any preceding claim, wherein the transformable insulator material comprises silicon oxide.
- 6. The structure of Claim 5 wherein the transformable insulator material is a multilayer structure comprising at least one silicon oxide layer and at least one silicon nitride layer.
- 7. A method of producing an electrically programmable link structure comprising the steps of:

depositing a first conductive element on a substrate;

depositing a transformable insulator material over the first conductive element;

depositing a second conductive layer over the transformable insulator material;


transforming a portion of the second conductive layer to nonconducting material in selected regions;


depositing dielectric material over the second conductive layer and opening holes therein; and


depositing a third conductive element over the transformed layer in the holes in the dielectric material.


8. A method according to Claim 7, wherein the step of transforming is performed by ion implantation.


- 9. A method according to Claim 8, wherein the second conductive layer is aluminum and the step of ion implantation includes implanting nitrogen ions into the aluminum material to form nonconductive regions of aluminum nitride (AlN).
- 10. A method according to Claim 8, wherein the second conductive layer is aluminum and the step of ion implantation includes implanting oxygen ions into the aluminum material to form nonconductive regions of alumina  $(Al_2O_3)$ .
- 11. A method according to any preceding claim, further comprising the step of applying a voltage between the first and third conductive elements across the insulator material to form at least one conductive path therebetween.



































F1G. 4

#### INTERNATIONAL SEARCH REPORT

Interr 1al Application No

PCT/US 93/09017 A. CLASSIFICATION OF SUBJECT MATTER IPC 5 H01L23/525 According to International Patent Classification (IPC) or to both national classification and IPC **B. FIELDS SEARCHED** Minimum documentation searched (classification system followed by classification symbols) IPC 5 H01L Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practical, search terms used) C. DOCUMENTS CONSIDERED TO BE RELEVANT Relevant to claim No. Citation of document, with indication, where appropriate, of the relevant passages EP,A,O 452 090 (ACTEL CORPORATION) 16 1-11 A October 1991 see abstract; figures PATENT ABSTRACTS OF JAPAN A vol. 8, no. 91 (E-241)26 April 1984 & JP,A,59 011 669 (NIPPON DENKI KK) 21 January 1984 EP,A,O 452 091 (ACTEL CORPORATION) 16 A October 1991 PATENT ABSTRACTS OF JAPAN A vol. 7, no. 162 (E-187)15 July 1985 & JP,A,58 070 552 (FUJITSU KK) 27 April 1983 Further documents are listed in the continuation of box C. Patent family members are listed in annex. Special categories of cited documents: "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the document defining the general state of the art which is not considered to be of particular relevance invention "E" earlier document but published on or after the international "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such docu-"O" document referring to an oral disclosure, use, exhibition or ments, such combination being obvious to a person skilled in the art. other means document published prior to the international filing date but later than the priority date claimed "&" document member of the same patent family Date of mailing of the international search report Date of the actual completion of the international search 0 6, 01, 94 16 December 1993 Authorized officer Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,

Form PCT/ISA/218 (second sheet) (July 1992)

Fax: (+31-70) 340-3016

Prohaska, G

## INTERNATIONAL SEARCH REPORT

Intel nal Application No
PCT/US 93/09017

	on) DOCUMENTS CONSIDERED TO BE RELEVANT							
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.						
A	PATENT ABSTRACTS OF JAPAN vol. 8, no. 256 (E-280)22 November 1984 & JP,A,59 129 442 (FUJITSU KK) 25 July 1984							
	•							

## INTERNATIONAL SEARCH REPORT

information on patent family members

Inte. onal Application No

Patent document cited in search report	Publication date	Patent family member(s)		Publication date
EP-A-0452090	16-10-91	US-A- JP-A-	5057451 4226067	15-10-91 14-08-92
EP-A-0452091	16-10-91	US-A- JP-A- US-A-	5070384 4226068 5181096	03-12-91 14-08-92 19-01-93