

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
22 July 2004 (22.07.2004)

PCT

(10) International Publication Number
WO 2004/061959 A1

(51) International Patent Classification⁷: **H01L 23/49**,
23/31

(21) International Application Number:
PCT/US2003/030593

(22) International Filing Date:
23 September 2003 (23.09.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/323,293 18 December 2002 (18.12.2002) US

(71) Applicant: **MOTOROLA, INC.** [US/US]; 1303 East Algonquin Road, Schaumburg, IL 60196 (US).

(72) Inventors: **DOWNEY, Susan, H.**; 205 North Weston Lane, Austin, TX 78733 (US). **HARPER, Peter, R.**; 1903 Blackjack Cove, Austin, TX 78681 (US).

(74) Agents: **WUAMETT, Jennifer, B.** et al.; Corporate Law Department Intellectual Property Section, 7700 West Parmer Lane, MD : TX32/PL02, Austin, TX 78729 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).


Published:
— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.



WO 2004/061959 A1

(54) Title: PACKAGED IC USING INSULATED WIRE



(57) Abstract: A packaged IC (110) including insulated wire (120) for electrically connecting conductive structures of the packaged IC. In some embodiments, the packaged IC includes an IC die (114) attached to a package substrate (112), where bond pads (118) of the IC die are electrically connected to bond fingers (116) of the substrate with insulated wire. The insulated wire has a conductive core (306) and an insulator coating (304). In some examples, the insulator coating includes an inorganic covalently-bonded substance that is not an oxide of the electrically conductive core such as, e.g., silicon nitride or silicon oxide. In one example, the insulator coating is applied to a conductive core by a chemical vapor deposition (CVD) process such as a plasma enhanced chemical vapor deposition (PECVD).

PACKAGED IC USING INSULATED WIRE

BACKGROUND OF THE INVENTION

Field of the Invention

This invention relates in general to packaged integrated circuits (ICs) in general and
5 specifically to insulated wires for packaged ICs.

Description of the Related Art

Packaged ICs utilize wires for electrically coupling conductive structures encapsulated
in an IC package. For example, wires may be used to electrically connect bond pads of an
integrated circuit (IC) die with devices of a package substrate. Wires may also be used to
10 cross connect bond pads of a die in the package or to cross connect bond fingers of a
substrate.

A problem with using wires in a packaged IC is that a wire may unintentionally short
to other conductive structures of the packaged IC such as, e.g., other wires, pads, fingers, or
the die. This shorting may occur during IC die encapsulation as, for example, from
15 "sweeping," where the injection or transfer of the liquid molding encapsulant moves the wires
against another conductive structure.

An insulator coating may be applied to wires utilized in an IC package. However such
insulator coatings need to be compatible with wire bonding processes and provide the
insulative electrical properties as desired. What is needed is an improved wire insulator
20 coating for packaged ICs.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention may be better understood, and its numerous objects, features,
and advantages made apparent to those skilled in the art by referencing the accompanying
drawings.

25 Figure 1 is a top view of one embodiment of an IC die attached to a package substrate
and including wires for electrically connecting electrically conductive structures of the IC die
and substrate according to the present invention.

Figure 2 is partial cut away side view of one embodiment of a packaged IC according to the present invention.

Figure 3 is a cross sectional view of one embodiment of a wire with an insulator coating according to the present invention.

5 Figure 4 is a view of one embodiment of a chemical vapor deposition system for coating a conductive core with an insulator coating according to the present invention.

Figure 5 is a flow chart setting forth one embodiment of a method of manufacturing a packaged IC according to the present invention.

10 The use of the same reference symbols in different drawings indicates identical items unless otherwise noted.

DETAILED DESCRIPTION

The following sets forth a detailed description of a mode for carrying out the invention. The description is intended to be illustrative of the invention and should not be taken to be limiting.

15 Figure 1 is a top view of one embodiment of an IC die 114 attached to package substrate 112 prior to an encapsulation of IC die 114. Wires (e.g. 120) are utilized to electrically connect bond pads (e.g. 118) on IC die 114 with bond fingers (e.g. 116) of package substrate 112. Wires are also utilized for electrically connecting bond fingers of substrate 112 to each other. For example, wire 132 electrically connects substrate bond finger
20 142 with bond finger 144. Also wires can be utilized to electrically connect IC bond pads with each other. For example, wire 134 electrically connects bond pad 150 with bond pad 152.

The wires shown in Figure 1 have an insulator coating surrounding a conductive core for preventing the wires from shorting to other wires or other conductive structures of the packaged IC (201 of Figure 2). For example, the insulative coating on wires 132 and 136
25 would prevent the conductive cores of those wires from shorting to each other in the event that the wires contact each other.

Referring to Figure 3, insulator coating 304 surrounds conductive core 306. In some embodiments, the conductive core is made from a metal such as copper, gold, or aluminum.

In one embodiment, insulator coating 304 includes an inorganic covalently-bonded substance having insulative properties such that the thickness of the coating is sufficient to meet the insulative requirements of the IC package. An inorganic covalently-bonded substance is a covalently-bonded substance that does not include a compound with carbon and another element. Examples of an inorganic covalently-bonded substance that have insulative properties such that it can be used in the insulative coating include nitrides such as, e.g. silicon nitride, aluminum nitride, and boron nitride; oxides such as e.g. silicon oxide, titanium oxide, magnesium oxide, tantalum oxide, boron oxide, beryllium oxide, phosphorous oxide, vanadium oxide, chromium oxide, zirconium oxide; carbides such as silicon carbide; silicon oxynitride; and diamond and diamond-like carbon. In some embodiments, the oxides that may be used are not oxides of the material of the conductive core. In some examples, the insulative coating is applied by a chemical vapor deposition (CVD) process such as, e.g., a plasma enhanced CVD (PECVD) process prior to the attachment of the wire to the electrically conductive structure of the die and substrate.

In some embodiments, the inorganic covalently-bonded substance of the insulator coating has a high breakdown voltage such that it that can provide the desired insulative properties with a relatively thin coating. In one embodiment, the insulative coating include stoichiometric silicon oxide (SiO₂). In one example, a wire having a conductive core of gold would have a insulator coating of SiO₂ having a thickness of 15-10,000 angstroms. However, in some embodiments, the thickness of the insulator coating should be minimized to allow the wire to be bent without cracking the insulator coating.

Figure 2 is a partial cutaway view of a packaged IC 201 that includes substrate 112 and IC die 114 encapsulated in an encapsulant 224. Wire 120 electrically connects bond pad 118 to substrate bond finger 116. Bond finger 116 is connected to plated via 214, which is connected to ball grid array (BGA) pad 212. Ball 210 is electrically connected to pad 212 and as is utilized for the electrically coupling IC die 114 to external devices.

Wire 120 is attached to pad 118 by thermosonically bonding a formed ball 202 to pad 118 and wire 120. Wire is then routed to bond finger 116 where it is attached to bond finger

116 by wedge bonding wire 120 to bond finger 116 and then cutting the excess wire from bond finger 116. In other embodiments, both ends of the wire are attached by wedge bonding or by other conventional wire attachment techniques.

5 In some embodiments, the insulator coating including an inorganic covalently-bonded substance has a material hardness greater than and is more brittle than the conductive core. Accordingly the insulator coating provides an "egg shell" effect with respect to the conductive core. The brittle nature of the insulator coating may aid in the wedge bonding of the wire to a conductive structure. With these embodiments, the insulator coating material easily cracks at the point of attachment wherein small particles of the insulator become
10 embedded in the softer conductive core material. Also, in some embodiments, the material hardness of the insulator coating aids in ability of the coating to withstand wear from friction such as e.g. from two wires rubbing together during e.g. the bonding or encapsulation process.

15 In some embodiments, the melting point of the inorganic covalently-bonded substance of the insulator coating is higher than that of the conductive core material. During the ball formation for the attachment of the wire to a pad or finger (e.g. during the attachment of wire 120 to pad 118), the conductive core material melts wherein insulator coating material covering the melted portion of the core becomes embedded as particulate matter in the ball. However, because insulator coating material has a higher melting point than the conductive
20 core material, the insulator coating remains on the portions of the wire whose conductive core was not melted.

Referring back to Figure 2, wires having an insulator coatings may be utilized in other types of packaged ICs. For example, wires with insulator coatings may be utilized to connect die pads of multiple IC dies located in a multi die IC package (such as, e.g., in a stacked die
25 or side by side die packaged IC). Wires having insulator coatings may also be used in leaded packaged IC to connect the bond pads of the IC die to the lead frame of the leaded packaged IC. Wires having insulator coatings may also be used in other types of packages such as e.g. quad flat package (QFP), small outline integrated circuit (SOIC), quad flat package no leads (QFN), plastic ball grid array (PBGA), tape ball grid array (TBGA), and chip scale package
30 (CSP). In addition, wires having insulator coatings may also be used to connect other types of conductive structures in a packaged IC.

Figure 4 shows one embodiment of a chemical vapor deposition (CVD) system 410 for coating a conductive core (e.g. 306) with an insulator coating (e.g. 304) according to the present invention. In the embodiment shown, CVD system 410 is configured to perform plasma enhanced chemical vapor deposition (PECVD) on a conductive core 418, which is initially stored, uncoated, on reel 414. CVD system 410 includes a deposition chamber 412 with wire reels 414 and 416 located therein. Also located in chamber 412 are a gas manifold 420 and a bottom plate 422. Reactive species gas is introduced into chamber 412 through gas inlets 426 and 428 and gas manifold 420. Exhaust gas is removed from chamber 412 via exhaust tube 430.

A radio frequency (RF) plasma discharge is generated between gas manifold 420 and bottom plate 422 which causes a chemical reaction between the reactive species. The bottom plate 422 may be heated to 200-400 C to aid in the chemical reaction. This chemical reaction causes a vapor deposition in the deposition zone (located between manifold 420 and bottom plate 422) of the insulator coating material on the portion of conductive core 418 located between reel 414 and 416. As reels 414 and 416 are rotated in a clockwise direction, relative to the view shown in Figure 4, an insulator coating (e.g. 304) is applied to the conductive core 418 as it passes through the deposition zone. System 410 may include other conventional CVD equipment not shown. In one embodiment, ammonia (NH_3) is introduced in inlet 426 and silane (SiH_4) diluted in helium is introduced in inlet 428 to cause a chemical reaction for the deposition of silicon nitride on the conductive core 418.

The thickness of the coating deposited on the conductive core 418 is controlled by the amount and/or rate of reactive species gas introduced in chamber 412, the RF power applied to manifold 420 and plate 422, the vacuum pumping rate in which gas is removed from tube 430, and the spool rate that conductive core 418 is transferred from reel 414 to reel 416. The PECVD occurs at a sufficiently low temperature to avoid melting the conductive core.

In other embodiments, other types of CVD processes may be utilized to apply an insulator coating on a conductive core. In addition, other methods for applying an insulator coating may be used such as, e.g., sputtering and evaporation. However, CVD processes provide for a faster and more uniform application of the insulator coating material.

Figure 5 is a flow chart setting forth one embodiment of a method of manufacturing a packaged IC according to the present invention. In 504, IC die 114 is attached to substrate 112. After 504, the wires having an insulator coating formed by a CVD process in 514 are attached to bond fingers of the substrate and bond pads of the IC die. During the manufacturing process, wire having an insulator coating is initially located on a spool (not shown). In 506, the end of the wire (not shown) extending from the spool is attached to a bond pad (e.g. pad 118) of a die by thermosonically a formed ball (e.g. 202) to the pad and the wire end. In 508, the wire is then positioned over a bond finger (e.g. 116) where it is wedge bonded to the bond finger and cut from the remaining portion of the wire on the spool. If there are other wires to be implemented in the packaged IC, in 506, the new end of the wire from the spool (formed by the cutting in 508) is attached to another bond pad by thermosonically bonding a formed ball to the pad and the new end of the wire, and in 508, the wire is wedged bonded to the second bond finger and cut from the remaining portion of the wire on the spool. When all of the wires of the package have been installed, in 512, other processes are performed to complete the manufacturing of the packaged IC, including the encapsulation of the devices of the package (e.g. die 114, the wires and portions of the substrate such as e.g. shown in the embodiment of Figure 2). In other embodiments, other manufacturing processes may be utilized.

In one aspect of the invention, a packaged integrated circuit (IC) includes an IC die having a plurality of sides, a first plurality of conductive structures, a second plurality of conductive structures, and a plurality of wires. Each wire of the plurality electrically connects a conductive structure of the first plurality of conductive structures to a conductive structure of the second plurality of conductive structures. Each wire of the plurality of wires includes an electrically conductive core with an insulator coating around the electrically conductive core. The insulator coating includes an inorganic covalently-bonded substance that is not an oxide of the electrically conductive core. The packaged IC also includes an encapsulant covering the plurality of wires and at least one side of the IC die.

In another aspect, the invention includes a method of making a packaged integrated circuit (IC). The method includes providing an IC die, providing a conductive core, and applying an insulator coating around the conductive core by a chemical vapor deposition process to form an insulated wire. The method also includes electrically connecting a first conductive structure with a second conductive structure with the insulated wire and

encapsulating at least a portion of each of the IC die, the first conductive structure, the second conductive structure, and the insulated wire.

5 In another aspect of the invention, a wire includes a metal core and an insulator coating around the core. The insulator coating includes at least one of silicon nitride and silicon oxide.

10 In another aspect of the invention, a packaged integrated circuit (IC) includes a package substrate having a plurality of package bond fingers, an IC die mounted on the package substrate and having a plurality of IC bond pads, and a plurality of wires. Each of the plurality of wires connects a package bond finger of the plurality of package bond fingers to a IC bond pad of the plurality of IC bond pads. Each of the plurality of wires includes a metal core with an insulator coating including at least one of silicon nitride, silicon oxynitride, and silicon oxide. The packaged IC also includes an encapsulant covering the plurality of wires and at least one side of the IC die.

15 While particular embodiments of the present invention have been shown and described, it will be recognized to those skilled in the art that, based upon the teachings herein, further changes and modifications may be made without departing from this invention and its broader aspects, and thus, the appended claims are to encompass within their scope all such changes and modifications as are within the true spirit and scope of this invention.

WHAT IS CLAIMED IS:

1. A packaged integrated circuit (IC), comprising:
 - an IC die having a plurality of sides;
 - a first plurality of conductive structures;
 - a second plurality of conductive structures;
 - 5 a plurality of wires, each wire of the plurality electrically connecting a conductive structure of the first plurality of conductive structures to a conductive structure of the second plurality of conductive structures, wherein each wire of the plurality of wires includes an electrically conductive core with an insulator coating around the electrically conductive core, wherein the insulator coating
 - 10 includes an inorganic covalently-bonded substance that is not an oxide of the electrically conductive core; and
 - an encapsulant covering the plurality of wires and at least one side of the IC die.
2. The packaged IC of claim 1, wherein the insulator coating includes silicon oxynitride.
3. The packaged IC of claim 1, wherein the insulator coating includes an oxide of
15 silicon.
4. The packaged IC of claim 1, wherein the insulator coating includes silicon nitride.
5. The packaged IC of claim 1, wherein the electrically conductive core includes metal.
6. The packaged IC of claim 5, wherein the electrically conductive core includes gold.
7. The packaged IC of claim 5, wherein the electrically conductive core includes copper.
- 20 8. The packaged IC of claim 5, wherein the electrically conductive core includes aluminum.
9. The packaged IC of claim 1, wherein the first plurality of conductive structures includes a plurality of IC bond pads on the IC die.

10. The packaged IC of claim 1, wherein the plurality of wires further includes a wire connecting a first IC bond pad of a plurality of IC bond pads to a second IC bond pad of the plurality of IC bond pads.
11. The packaged IC of claim 1, further comprising a package substrate, wherein a plurality of bond fingers is located on the package substrate and wherein the IC die is mounted on the package substrate.
12. The packaged IC of claim 11, wherein the plurality of wires further includes a wire connecting a first package bond finger of the plurality of package bond fingers to a second package bond finger of the plurality of package bond fingers.
- 10 13. The packaged IC of claim 1, wherein the insulator coating has a higher melting temperature than that of the electrically conductive core.
14. The packaged IC of claim 1, wherein the insulator coating has a material hardness greater than that of the electrically conductive core.
15. The packaged IC of claim 1, wherein the inorganic covalently-bonded substance is one of silicon nitride, aluminum nitride, boron nitride, silicon oxide, silicon oxynitride, titanium oxide, magnesium oxide, tantalum oxide, boron oxide, beryllium oxide, phosphorus oxide, vanadium oxide, chromium oxide, zirconium oxide, silicon carbide, diamond, and diamond-like carbon.
16. A method of making a packaged integrated circuit (IC), comprising:
20 providing an IC die;
providing a conductive core;
applying an insulator coating around the conductive core by a chemical vapor deposition process to form an insulated wire;
electrically connecting a first conductive structure with a second conductive structure
25 with the insulated wire; and
encapsulating at least a portion of each of the IC die, the first conductive structure, the second conductive structure, and the insulated wire.

17. The method of claim 16 wherein the insulator coating includes an inorganic covalently-bonded substance that is not an oxide of the conductive core.
18. The method of claim 17, wherein the inorganic covalently-bonded substance is one of silicon nitride, aluminum nitride, boron nitride, silicon oxide, silicon oxynitride, titanium
5 oxide, magnesium oxide, tantalum oxide, boron oxide, beryllium oxide, phosphorus oxide, vanadium oxide, chromium oxide, zirconium oxide, silicon carbide, diamond, and diamond-like carbon.
19. The method of claim 16 wherein the first conductive structure is a bond pad of the IC die.
- 10 20. The method of claim 16, wherein the CVD process includes a plasma enhanced chemical vapor deposition (PECVD) process.
21. The method of claim 16, wherein the insulator coating includes at least one of silicon oxide or silicon nitride.
22. The method of claim 16, wherein the conductive core includes copper.
- 15 23. The method of claim 16, wherein the conductive core includes gold.
24. The method of claim 16, wherein the conductive core includes aluminum.
25. The method of claim 16, wherein the insulator coating has a higher melting temperature than that of the conductive core.
26. The method of claim 16, wherein the insulator coating has a thickness of at least 15
20 Angstroms.
27. The method of claim 16, where in the insulator coating has a material hardness greater than that of the conductive core.

28. A wire comprising:
a metal core; and
an insulator coating around the core, the insulator coating including at least one of
silicon nitride and silicon oxide.
- 5 29. A packaged integrated circuit (IC), comprising:
a package substrate having a plurality of package bond fingers;
an IC die mounted on the package substrate and having a plurality of IC bond pads;
a plurality of wires, each of the plurality of wires connecting a package bond finger of
the plurality of package bond fingers to a IC bond pad of the plurality of IC
10 bond pads, wherein each of the plurality of wires includes a metal core with an
insulator coating including at least one of silicon nitride, silicon oxynitride, and
silicon oxide; and
an encapsulant covering the plurality of wires and at least one side of the IC die.
30. The packaged IC of claim 29, wherein the insulator coating has a thickness of at least 15
15 nanometers.




FIG. 1




FIG. 2




FIG. 3





FIG. 4



502

FIG. 5

INTERNATIONAL SEARCH REPORT

International Application No
PCT/US 03/30593

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H01L23/49 H01L23/31

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

PAJ, EPO-Internal, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 6 177 726 B1 (MANTEGHI KAMRAN) 23 January 2001 (2001-01-23) abstract; figures 1-7 column 1, line 43 -column 3, line 65	1, 3, 5, 7-9, 11-22, 24, 25, 27-29
A	claims 1, 2, 5, 6	2, 4, 6, 10, 23, 26, 30
X	--- PATENT ABSTRACTS OF JAPAN vol. 014, no. 079 (E-0888), 14 February 1990 (1990-02-14) & JP 01 292849 A (SEMICONDUCTOR ENERGY LAB CO LTD), 27 November 1989 (1989-11-27) abstract --- -/--	1, 4-6, 9, 11-21, 23, 25-30

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

° Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- "&" document member of the same patent family

Date of the actual completion of the international search

16 January 2004

Date of mailing of the international search report

26/01/2004

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Favre, P

INTERNATIONAL SEARCH REPORT

International Application No
PCT/US 03/30593

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	EP 0 342 681 B (SEMICONDUCTOR ENERGY LAB) 23 November 1989 (1989-11-23) abstract; figure 3 column 3, line 11 - line 55 claim 1	1,3-6,9, 11-21, 23,25-30
X	EP 0 276 940 A (HITACHI LTD) 3 August 1988 (1988-08-03) abstract; figures 1,2 column 6, line 24 -column 7, line 13 claims 11,29	1,5-9, 11-14

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 03/30593

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 6177726	B1	NONE	
<hr/>			
JP 01292849	A	NONE	
<hr/>			
EP 0342681	B	JP 1292846 A	27-11-1989
		JP 1292833 A	27-11-1989
		CN 1039504 A ,B	07-02-1990
		DE 68923732 D1	14-09-1995
		DE 68923732 T2	18-01-1996
		EP 0342681 A2	23-11-1989
		US 5096851 A	17-03-1992
<hr/>			
EP 0276940	A	JP 63187639 A	03-08-1988
		EP 0276940 A2	03-08-1988
<hr/>			