

US010205080B2

(54) SYSTEMS AND METHODS FOR FORMING THERMOELECTRIC DEVICES

- (71) Applicant: **Matrix Industries, Inc.**, Menlo Park, (56) **References Cited CA** (US)
- (72) Inventors: Akram I. Boukai, Menlo Park, CA U.S. PATENT DOCUMENTS (US); Douglas W. Tham, Santa Clara, CA (US)
- (73) Assignee: **MATRIX INDUSTRIES, INC.**, Menlo (Commued)
Park, CA (US) **EOREIGN PATENT DC**
- $(*)$ Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 22 days.
- (21) Appl. No.: 14/372,443 OTHER PUBLICATIONS
- (22) PCT Filed: Jan. 17, 2013
- (86) PCT No.: PCT/US2013/021900 $\frac{8}{2}$ 371 (c)(1),
(2) Date: **Jul. 15, 2014**
- (87) PCT Pub. No.: WO2013/109729 PCT Pub. Date: Jul. 25, 2013

(65) Prior Publication Data

US 2014/0373888 A1 Dec. 25, 2014

Related U.S. Application Data

- (60) Provisional application No. $61/620,920$, filed on Apr.
5, 2012, provisional application No. $61/587,607$, filed on Jan. 17, 2012.
- (51) Int. Cl.
 $H01L$ 35/32 $H01L$ 35/34
(52) U.S. Cl. (2006.01) (2006.01)
- 52) U.S. CI.
CPC *H01L 35/32* (2013.01); *H01L 35/34*

300

(12) **United States Patent** (10) Patent No.: US 10,205,080 B2
Boukai et al. (45) Date of Patent: Feb. 12, 2019

(45) Date of Patent: Feb. 12, 2019

- (58) Field of Classification Search None See application file for complete search history.
-

FOREIGN PATENT DOCUMENTS

Wolfsteller, A., et al. "Comparison of the top-down and bottom-up approach to fabricate nanowire-based silicon/germanium heterostructures." Thin Solid Films 518.9 (2010): 2555-2561.* (Continued)

Primary Examiner — Walter H Swanson
Assistant Examiner — Kien Ly (74) Attorney, Agent, or Firm — Wilson Sonsini Goodrich & Rosati

(57) ABSTRACT

A method for forming a thermoelectric element for use in a thermoelectric device comprises providing a mask adjacent to a substrate, the mask comprising a polymeric mixture, and bringing a template having a first pattern in contact with the mask to define a second pattern in the mask . The first pattern comprises one of holes and rods , and the second pattern comprises the other of holes and rods . Holes or rods of the second pattern expose portions of the substrate. Next, an etching layer is deposited adjacent to exposed portions of the substrate. The etching layer is configured to aid in etching the substrate . The substrate is subsequently etched with the aid of the etching layer .

(2013.01) 20 Claims, 22 Drawing Sheets

U.S. PATENT DOCUMENTS

FOREIGN PATENT DOCUMENTS

2016/0197259 A1 7/2016 Boukai et al.

OTHER PUBLICATIONS

Huang, Zhipeng, et al. "Metal-assisted chemical etching of silicon: a review." Advanced materials 23.2 (2011): 285-308.*

Agnes, et al. Doping of the nanocrystalline semiconductor zinc oxide with the donor indium, Amer Institute of Phystcs, vol. 83, No.

6, 1204, (Aug. 11, 2003).
Beckman, et al. Fabrication of Conducting. Silicon nanowire Arrays,
J. Appi. Phys. 96 (10), 5921-5923'(2004).
Beckman, et al., Bridging Dimensions: Demultiplexing Ultrahigh-
Density nanowire Circu

OTHER PUBLICATIONS

Behnen. Quantitative examination of the thermoelectric power of n-typesilicon in the phono drag regime. Journal of Applied Physics,

vol. 67, pp. 287-292, Jan. 1, 1990.
Bera, et al. Marked Effects of Alloying on the Thermal Conductivity
of nanoporous Materials, Mar. 19, 2010, American Physical Society
Physical Review Letters, 104, pp. 115502-01 to 11550

Boukai, et al. Size-Dependent transport and thermoelectric properties of individual polycrystalline bismuth nanowires . Advanced

Bunimovich, et al. Quantitative Real-Time Measurements of DnA Hybridization with Alkylated nonoxidized Silicon nanowires in

Electrolyte Solution, JACS 2006, 128: 16323-16331.
Chadwick, et al. Plane waves in an elastic solid conducting heat.
Journal of the Mechanics and Physics of Solids 6, 223-230 (1958).
Chen, et al. Recent developments in the

1328 (2000).
Choi, et al. Fabrication of nanometer size photoresist wire patterns
With a silver nanocrystal shadowmask. J. Vac. Sci. & Tech. A—Vac.
Surf. And Films, 17, 1425 (1999).
Chung, et al. Fabrication and Alignment

Dimensions. The Journal of PhysiCal Chemistry B. 102. 6685 (1998).

Collier, et al. nanocrystal superlattices. Annu. Rev. Phys. Chem.
1998, 49: 371-404.
Deresiewicz. Plane waves in a thermoelastic solid. Journal of the
Acoustical Society of America 29, 204-209 (1957).

Diehl, et al. Self-Assembly of Deterministic Carbon nanottibe
Wiring networks. Angew. 'Chem. Int Ed. 41, 353 (2002).

European search report and opinion dated Mar. 25, 2014 for EP Application No. 11835180.8.

Fan, et al. Self-Oriented Regular Arrays of Carbon nanotubes and their Field Emission Devices. Science, v. 283, p. 512 (Jan. 22,

1999).
Geballe, et al. Seebeck Effect in Silicon. Physical Review, vol. 98, pp. 940-947, May 15, 1955.
Green, et al., A 160-kilobit molecular electronic memory patterned at 1011 bits per square centimeter, nature 2007, 445

Gurevich. Thermoelectric properties of conductors J. Phys. (U.S.S. R.) 9, 477 (1945).
Harman, et al. Quantum dot superlattice thermoelectric materials and devices. Science, vol. 297, pp. 22292232, Sep. 27, 2002.

Haynes, et al. nanosphere Lithography: A Versatile nanofabrication
Tool for Studies of Size-Dependent nanoparticle Optics. J. Phys.

Chem. B, 105, 5599-5611 (2001).
Heath, et al. A Defect-Tolerant Computer Architecture: Opportuni-
ties for nanotechnology, Science 1998, 280: 1716-1721.
Heath, et al. Pressure/Temperature Phase Diagrams and Superlat-
tices The Influence of Particle Size, Size Distribution, and Surface Passivant, J. Phys. Chem. B 1997, 101: 189-197.

Herring. Theory of the thermoelectric power of semiconductors.
Physical Review, vol. 96, No. 5, pp. 11631187, 1954.
Hicks, et al.. Thermoelectric figure of merit of a one-dimensional
conductor. Physical Review B 47, 1 6631

Hochbaum, et al. Enchanced thermoelectric performance of rough
silicon nanowires, Jan. 2008, nature Publishing Group, vol. 451, pp.
1-6.
Hsu, et al. Cubic AgPbmSbTe2+m: Bulk thermoelectric materials
with high Figure of Mer

Huang, et al. Spontaneous formation of nanoparticle strip patterns through dewetting. nature Materials vol. 4, p. 896 (2005).

Hulteen, et al. nanosphere lithography: A materials general fabrication process for periodic particle array surfaces, J. Vac. Sci.

Technol. 1995, 13: 1553-1558.
Humphrey, et al. Reversible thermoelectric nanomaterials. Physical Review Letters 94. 096601 (2005).

Husain, et al. nanowire-based very-high-frequency electromechanical resonator. Applied physics letters, vol. 83, No. 6, Aug. 11, 2003,

pp. 1240-1242.
Ihab, et al. Manipulation of thermal phonons: a phononic crystal
route to high-ZT thermoelectrics. Photonic and Phononic Properties of Engineered nanostructures, SPIE. 1000 20th St. Bellingham, WA 98225-6705. Feb. 10, 2011; 7946:1-9.

International search report and written opinion dated Feb. 9, 2009 for PCT/US2008/070309.

International search report and written opinion dated Apr. 15, 2009 for PCT/US2008/064439.

International search report and written opinion dated May 29, 2012 for PCT/US2011/057171.

International search report and written opinion dated Jul. 17, 2012
for PCT Application No. PCT/US2012/047021.

International search report and written opinion dated Dec. 27, 2013
for PCT/US2013/055462.

International search report dated Feb. 10, 2014 for PCT/US2013/
067346.

Joannopoulos, et al. Photonic crystals: putting a new twist on light,
nature 1997, 386: 143-149.
Jung, et al. Circuit Fabrication at 17 nm Half-Pitch by nanoimprint-
tithography. nanoLetters, 6, 351 (2006).
Koga, et al. Ex

Z3DT in (100) oriented Si/Ge superlattices. Applied Physics Letters 77, 1490-1492 (2000).

Lee, et al nanoporous Si as an Efficient Thermoelectric Material.
nano Letter, 8, 2008, 3750-3754.
Lee, et al. Enhanced thermoelectric figure-of-merit in nanostructured

p-type silicon germanium bulk alloys. nano. Lett. 2008; 8(12):4670-4674.

Lee, et al. nanostructured bulk thermoelectric materials and their properties. ICT 2005. 24th International Conference on Thermoelectrics (ICT). 2005 284-287.

Li, et al. Measuring thermal and thermoelectric properties of one-dimensional nanostructures using a microfabricated device.

Journal of heart transfer, vol. 125, pp. 881-888, Oct. 2003.
Li, et al. Thermal conductivity of individual silicon nanowires.
Applied Physics Letters, vol. 83, pp. 2934-2936, Oct. 6, 2003.
Lifshitz, et al. Thermoelastic da

cal systems. Physical Review B 61 , $5600-5609$ (2000).
Liu, et al. Thermal conduction in ultrahigh pure and doped single-

crystal silicon layers at high temperatures. Journal of Applied Physics 98, 123523 (2005).

Llaguno, et al. Observation of thermopower oscillations in the coulomb blockade regime in a semiconducting carbon nanotube.
nano Lett. 4, 45-49 (2004).
Mahan, et al. The best thermoelectric. PnAS 93, 7436-7439 (1996).

Mahan, et al. Thermoelectric materials: new approaches to an old problem. Physics Today 50, pp. 42-47, Mar. 1997.

Majumdar. Thermoelectricity in Semiconductor nanostructures. Science Feb. 6, 2004; 303(5659):777-778. DOI: 10.1126/science.

1093164.
Maranganti, et al. Length scales at which classical elasticity breaks down for various materials. Physical Review Letters 98, 195504 (2007).

Martin. nanomaterials—A membrane based synthetic approach.
Science, v. 266, p. 1961-1966 (Dec. 23 1994).
Melosh, et al. Ultra-high density nanowire lattices and circuits.
Science, vol. 300, pp. 112-115, Apr. 4, 2003.
Moral

Jan. 9, 1998.
NDT Resource Center, Thermal Conductivity. Downloaded Nov.
26, 2013. https://www.nde-ed.org/EducationResources/CommunityCollege/Materials/Physical_Chemical/ThermalConductivity.htm.

Notice of allowance dated Jul. 13, 2011 for U.S. Appl. No. 12/125,043.
Notice of allowance dated Oct. 2, 2013 for U.S. Appl. No. 12/125,043.

OTHER PUBLICATIONS

Office action dated Jan. 9, 2015 for U.S. Appl. No. 12/175,027.
Office action dated Jan. 23, 2015 for U.S. Appl. No. 13/278,074.
Office action dated Feb. 12, 2015 for U.S. Appl. No. 13/550,424.
Office action dated Feb. 18

low temperatures carried out at the national-research-laboratories, Ottawa. Soviet Physics-Solid State 3, 1024-1033 (1961). Peng, et al. Ordered silicon nanowire 'arrays via nanosphere lithography and metal induced etching

article # 163123 (2007).
Prasher. Thermal conductivity of composites of aligned nanoscale
and microscale wires and pores. Journal of Applied Physics, 100,

034307, 2006, p. 1-9.
Qiu, et al. Large complete band gap in two-dimensional photonic
crystals with elliptic air holes, Physical Review B 1999, 60: 10 610-10 612.

Routkevitch, et al. Electrochemical Fabrication of CdS nanowires arrays in porous anodic aluminum oxide templates . The Journal of

She, et al. Fabrication of vertically aligned Si nanowires and their application in a gated field emission device . Applied Physics

Letters. v; 88. article # 013112 (2006).
Sialon Ceramics. Downloaded May 6, 2013. http://www.sailon.com.
au/high-temperature-seebeck-probes.htm.
Small, et al. Modulation of thermoelectric power of individual

carbon nanotubes. Physical Review letters, vol. 91, pp. 256801-1 to 256801-4.2003.

Snyder, et al. Thermoelectric microdevice fabricated by a MEMS-
like electrochemical process. nature Material, vol. 2, pp. 528-531,

Aug. 2003.
Tang, et al. Holey silicon as an efficient thermoelectric material.
nano. Lett. 2010; 10:4279-4283.
Tao, et al. Langrfluir Blodgett Silver nanowire Monolayers for
Molecular Sensing Using Surface-Enhanced Raman S

nanoLetters 3, 1229 (2003).
Trzcinski, et al. Quenched Phonon Drag in Silicon Microcontacts.
Physical Review Letters, vol. 56, No. 10, pp. 1086-1089, 1986.
Unpublished U.S. Appl. No. 14/624,506, filed Feb. 17, 2015.
Unpubl

high room-temperature figures of merit. nature, vol. 413, pp. 597-602, Oct. 11, 2001.

Vining. Desperately seeking silicon. nature, vol. 451, pp. 132-133, Jan. 10, 2008.
Vossmeyer, et al. Light-directed assembly of nanoparticles, Angew.
Chem. Int. Ed. Engl. 1997, 36: 1080-1083.
Wang, et al. A new type of low

Microelectronic Engineering. 2005; 77:223-229.
Wang, et al. Complementary Symmetry Silicon nanowire Logic:
Power-Efficient Inverters with Gain**, Small 2006, 2: 1153-1158. Wang, et al. Oxidation Resistant Germanium nanowires:. Bulk.
Synthesis. Long Chain Alkahethioi Functionalization, and Langmuir-Blodgett Assembly. Journal of the American Chemical Society, 127, 11871 (2005).
Wang, et al. Su

Wang, et al. Use of phopshine as an n-type dopant source for vapor liquid solid growth of silicon nanowires. nano Letters. 2005; 5(11):2139-2143.

Wang, et al., Silicon p-FETs from Ultrahigh Density nanowire Arrays, nano Letters 2006, 6: 1096-1100.

Weber, et al. Silicon-nanowire transistors with Intruded nickel-
Silicide Contacts. nano Letters v. 6, p. 2660-2666 (2006).

Weber, et al. Transport properties of silicon. Applied Physics A: Solids and Surfaces, pp. 136-140, 1991.

Whang, et al. Large-Scale Hierarchical Organization of nanowire
Arrays for Integrated nanosystems. nanoLetters 3, 1255-1259 (2003). Williams, et al. Etch rates for micromachining processing. Journal of Microelectromechanical Systems 5, 256-269 (1996).

Wu, et al. Single-crystal metallic nanowires and meta semiconductor nanowires heterostructures. nature, 430. p. 61'(2004).

Xu, et al. Controlled fabrication of long quasione-dimensional superconducting nanowire arrays, nano letters, vol. 8, No. 1, Dec.

6, 2007, pp. 136-141.

Yablonovitch. Photonic band-gap structures, J. Opt. Soc. Am. B.

1993, 10: 283-297.

Yang, et al. Encoding Electronic Properties.by Synthesis of Axial

Modulation Doped Silicon nanowires. Science, 31

Yang, et al. Single p-Type/Intrinsic/n-TypeSilicon nanowires as nanoscale Avalanche Photodetectors, nano Letters 2006, 6: 2929-2934.

Yang, et al. Thermal conductivity of simple and tubular nanowire composites in the longitudinal direction. Physiucal Review B, 72,

125418, 2005, p. 1-7.
Yu-Ming, et al. Semimetal-semicinductor transition in bil_xSbx
alloy nanowires and their thermoelectric properties. Applied Phys-

ics Letter, Volov. 81, No. 13, pp. 2403-2405, Sep. 23, 2002.
Zener, et al. Internal friction in solids III. Experimental demonstration of thermoelastic internal friction. Physical Review 53, 100-101 (1938).

Zener. Internal friction in solids I. Theory of internal friction in reeds. Physical Review 52, 230-235 (1937).

Zhong, et al. nanowire Crossbar Arrays as Address Decoders for Integrated nanosystems, Science 2003, 302: 1377-1379.

Zhou, et al. Verticaly aligned Zn2SiO4 nanotube/ZnO nanowire Heterojunction Arrays. Small, v.3. p. 622-626 (2007).

Zhou. Determination of transport properties in chromium disilicide nanowires via combined thermoelectric and structural characterizations. nano Letters 7, 1649-1654 (2007).

Notice of allowance dated Oct. 8, 2015 for U.S. Appl. No. 14/667,177.
Office action dated Aug. 28, 2015 for U.S. Appl. No. 13/550,424.
Boukai. Thermoelectric properties of bismuth and silicon nanowires.
Dissertation (Ph.D.

Yu, et al. Reduction of thermal conductivity in phononic nanomesh structures. Nature Nanotechnology. 2010; 5:718-721.

U.S. Appl. No. 14/700,082, filed Apr. 29, 2015, Boukai et al.
International search report and written opinion dated Jul. 3, 2015 for
PCT Application No. US2015/022312.

Notice of allowance dated Jul. 29, 2015 for U.S. Appl. No. 12/175,027.
Office action dated Jun. 16, 2015 for U.S. Appl. No. 13/278,074.
Silverstein, et al. Porous polymers. John Wiley & Sons, 2011.
"Chen, et al. Dispenser

tors for Powering Wireless Sensor Networks . Paper No . IMECE2009 11636, pp. 343-352; 10 pages."
Co-pending U.S. Appl. No. 14/989,225, filed Jan. 6, 2016.

European search report and opinion dated Feb. 26, 2016 for EP
Application No. 13829134.9.

"Notice of allowance dated Jan. 22, 2016 for U.S. Appl. No. 14/667,177."

" Notice of allowance dated Dec. 10, 2015 for U.S. Appl. No. 14/667,177."
Notice of allowance dated Nov. 6, 2015 for U.S. Appl. No. 14/667,177.

Office action dated Nov. 18, 2015 for U.S. Appl. No. 13/278,074.
Office action dated Oct. 7, 2016 for U.S. Appl. No. 14/989,225.
Notice of allowance dated Jul. 29, 2016 for U.S. Appl. No. 14/624,506.
Notice of allowance da

OTHER PUBLICATIONS

Office action dated Jun. 28, 2016 for U.S. Appl. No. 14/624,506.
Office action dated Jun. 29, 2016 for U.S. Appl. No. 13/550,424.
Sialon Ceramics. Downloaded May 6, 2013. http://www.sialon.com.
au/high-temperature-seebeck-

* cited by examiner

FIG. 1

200

 $FIG. 2A$

200

FIG . 2B

300

FIG . 3B

FIG . 4A

 $FIG. 4B$

 $FIG. 5A$

FIG . 5B

FIG. 6A

 $FIG. 6B$

 $FIG. 7$

 $FIG. 8$

 $FIG. 9$

FIG. 9 (continued)

FIG. 10

FIG . 11

FIG. 12

FIG. 13

FIG . 14

FIG. 15

FIG . 16

This application claims priority to Patent Cooperation substrate.

treaty (PCT) Patent Application No. PCT/US2013/021900, An aspect of the present disclosure provides a method for

filed Jan. 17. 2012, which claims priorit filed Jan. 17, 2012, which claims priority to U.S. Provisional forming a thermoelectric device, comprising providing a
Patent Application No. 61/587, 607, filed Jan. 17, 2012, and mask adjacent to a substrate, the mask com Patent Application No. 61/587,607, filed Jan. 17, 2012, and mask adjacent to a substrate, the mask comprising a poly-
U.S. Provisional Patent Application No. 61/620,920, filed 10 meric mixture, and bringing a template havi U.S. Provisional Patent Application No. 61/620,920, filed 10 meric mixture, and bringing a template having a first pattern
Apr 5 .2012, which are entirely incorporated herein by in contact with the mask to define a second Apr. 5, 2012, which are entirely incorporated herein by reference. The first pattern comprises one of holes and rods, the first pattern comprises one of holes and rods, the

annually around the world by heat engines that require adjacent to the substrate. Next, an etching layer can be petroleum as their primary fuel source. This is because these deposited adjacent to exposed portions of the su petroleum as their primary fuel source. This is because these deposited adjacent to exposed portions of the substrate. The engines only convert about 30 to 40% of petroleum's etching layer is configured to aid in etching t chemical energy into useful work. Waste heat generation is 20 The substrate can then be etched with the aid of the etching an unavoidable consequence of the second law of thermo-
layer.

beck effect, Peltier effect and Thomson effect. Solid-state thermoelectric device. The method comprises providing a cooling and nower generation based on thermoelectric 25 polymeric mixture adjacent to a substrate, and tra cooling and power generation based on thermoelectric 25 polymeric mixture adjacent to a substrate, and translating effects typically employ the Seebeck effect or Peltier effect the substrate in relation to a heat source, o effects typically employ the Seebeck effect or Peltier effect for power generation and heat pumping. The utility of such conventional thermoelectric devices is, however, typically direction of motion of the substrate in relation to the heat
limited by their low coefficient-of-performance (COP) (for source. The polymeric mixture comprises a f limited by their low coefficient-of-performance (COP) (for source. The polymeric mixture comprises a first polymeric
refrigeration applications) or low efficiency (for power gen- 30 material and a second polymeric material refrigeration applications) or low efficiency (for power gen- 30 material and a second polymeric material. The transformed eration applications).

so-called thermoelectric figure-of-merit, $Z=S^2$ σ/k , where or the polymer matrix can be removed to expose portions of 'S' is the Seebeck coefficient, ' σ ' is the electrical conduc-
the substrate. An etching layer can tivity, and 'k' is thermal conductivity. Z is typically 35 cent to exposed portions of the substrate. The etching layer
employed as the indicator of the COP and the efficiency of is configured to aid in etching the substra employed as the indicator of the COP and the efficiency of is configured to aid in etching the substrate. With the aid of thermoelectric devices—that is. COP scales with Z. In some the etching layer, the substrate can be c thermoelectric devices—that is, COP scales with Z. In some the etching layer, the substrate can be cases, a dimensionless figure-of-merit. ZT, is employed, with an oxidizing agent and an etchant. where 'T' can be an average temperature of the hot and the last the matches of the present disclosure, a thermoelec-
cold sides of the device.

tric coolers are rather limited, as a result of a low figure-
of-merit, despite many advantages that they provide over
conductor element. An individual hole or wire of the periother refrigeration technologies. In cooling, low efficiency odic array has an aspect ratio of at least about 100-to-1. The of thermoelectric devices made from conventional thermo- 45 p-type semiconductor element comprises of thermoelectric devices made from conventional thermo-45 p-type semiconductor element comprises a periodic array of electric materials with a small figure-of-merit limits their holes or wires. An individual hole or wire

holes) disposed between electrodes of the thermoelectric 55 device. Holes included in the mesh can have dimensions on device. Holes included in the mesh can have dimensions on then be cooled to a temperature that is below the eutectic
the order of nanometers to micrometers. In some cases, the temperature to provide the alloy phase separat the order of nanometers to micrometers. In some cases, the temperature to provide the alloy phase separated in a matrix
holes can be filled with a metallic material, semiconductor, comprising the first solid state material holes can be filled with a metallic material, semiconductor, comprising the first solid state material or the second solid or insulator to provide inclusions. The inclusions can have state material. The alloy can then be s or insulator to provide inclusions. The inclusions can have state material. The alloy can then be selectively removed dimensions on the order of nanometers to micrometers. ω (e.g., etched) in relation to the matrix to

SYSTEMS AND METHODS FOR FORMING such as wires (or nanowires) or holes. The nanostructures **THERMOELECTRIC DEVICES** can have a high aspect ratio, such as at least 10:1, 100:1, 1000:1, 10,000:1, 100, 000:1, 1,000,000:1, or higher, and CROSS - REFERENCE can be monodisperse . In some cases , the nanostructures are anchored to a semiconductor substrate, such as a silicon substrate.

second pattern comprises the other of holes and rods, and BACKGROUND holes or rods of the second pattern expose portions of the substrate can
15 substrate. Such exposed portions of the substrate can substrate. Such exposed portions of the substrate can directly expose the substrate, or expose a layer that is Over 15 Terawatts of heat is lost to the environment directly expose the substrate, or expose a layer that is mually around the world by heat engines that require adjacent to the substrate. Next, an etching layer can be

dynamics.
The term "thermoelectric effect" encompasses the See-
method for forming a thermoelectric element for use in a The term " thermoelectric effect" encompasses the See-
ck effect. Peltier effect and Thomson effect. Solid-state thermoelectric device. The method comprises providing a form a transformed film along a direction anti-parallel to the direction of motion of the substrate in relation to the heat Thermoelectric device performance may be captured by a in a polymer matrix. Next, the three-dimensional structures - called thermoelectric figure-of-merit. $Z=S^2$ σ/k , where or the polymer matrix can be removed to expos

40 tric device comprises an n-type semiconductor element comprising a periodic array of holes or wires and a p-type Applications of conventional semiconductor thermoelec-
c coolers are rather limited, as a result of a low figure-
semiconductor element that is adjacent to the n-type semi-

applications in providing efficient thermoelectric cooling. array has an aspect ratio of at least about 100-to-1.
Another aspect of the present disclosure provides a
SUMMARY method for forming a thermoelectric device, comp method for forming a thermoelectric device, comprising 50 providing, in a reaction chamber, a mixture comprising a first solid state material, Recognized herein is a need for enhanced thermoelectric first solid state material and a second solid state material, materials and systems and methods for their fabrication. In some embodiments, a thermoelectric device co In some embodiments, a thermoelectric device comprises a eutectic temperature of an alloy comprising the first solid a semiconductor substrate having a mesh (e.g., a plurality of state material and the second solid state m state material and the second solid state material, thereby forming one or more domains of the alloy. The mixture can mensions on the order of nanometers to micrometers. 60 (e.g., etched) in relation to the matrix to yield one or more
In some situations, thermoelectric device performance inclusions in the matrix.

In some situations are setuated inclusions and the matrix of holes defining a mesh. In another aspect of the present disclosure, a method for Mesh uniformity can depend, at least in part, on the method forming a thermoelec Mesh uniformity can depend, at least in part, on the method forming a thermoelectric device comprises immersing at used to form the mesh. Provided herein are systems and least a portion of a substrate in a solution compris used to form the mesh. Provided herein are systems and least a portion of a substrate in a solution comprising an methods for enabling the formation of a uniform mesh. 65 emulsion of metallic particles, and removing the im ethods for enabling the formation of a uniform mesh. 65 emulsion of metallic particles, and removing the immersed
In some cases, a thermoelectric device is provided having portion of the substrate from the solution to prov In some cases, a thermoelectric device is provided having portion of the substrate from the solution to provide at least a semiconductor substrate and an array of nanostructures, a subset of the metallic particles disposed a subset of the metallic particles disposed adjacent to the substrate. The subset of the metallic particles can be com-
prised in a pattern of metallic particles. Holes or rods can views, respectively, of a system for forming a mask adjacent then be formed in the substrate with the aid of the metallic particles. The holes or rods are comprised in a pattern of particles. The holes or rods are comprised in a pattern of FIGS. 5A and 5B are schematic perspective and side holes or rods that corresponds to the pattern of metallic 5 views, respectively, of the system of FIGS. 4A an holes or rods that corresponds to the pattern of metallic ⁵ views, respectively, of the system of FIGS. 4A and 4B particles.

particles. having an enclosure;
Another aspect of the present disclosure provides a FIGS. 6A and 6E Another aspect of the present disclosure provides a FIGS. 6A and 6B are schematic perspective and side method for forming a thermoelectric device, comprising views, respectively, of the system of FIGS. 4A and 4B providing a photoresist adjacent to a substrate, exposing at having a rail for translating a heat source;
least a portion of the photoresist to electromagnetic radia- $10\quad$ FIG-7 schematically illustrates an on least a portion of the photoresist to electromagnetic radia- 10 FIG. 7 schematically illustrates an optical system for tion, and removing the at least the portion of the photoresist providing radiant energy to a surfa tion, and removing the at least the portion of the photoresist
that has been exposed to electromagnetic radiation to pro-
vide a pattern of holes in the photoresist. The holes expose
portions of the substrate. Next, an et is configured to aid in etching the substrate, and the substrate
can be etched with the aid of the etching layer to form holes
in or rods form the substrate.
In or rods form the substrate.

Another aspect of the present disclosure provides a therefore $\frac{device}{}$;
relectric device comprising a first thermoelectric element 20 FIG. 10 schematically illustrates a method for forming moelectric device comprising a first thermoelectric element 20 FIG. 10 schematically formed of an n-type semiconductor substrate and a second inclusions in a substrate; formed of an n-type semiconductor substrate and a second
thermoelectric element that is adjacent to the first thermo-
FIG. 11 schematically illustrates a photolithographic electric element and electrically coupled to the first thermo-
electric element. The second thermoelectric element can be
electric device; electric element. The second thermoelectric element can be electric device;
formed of a p-type semiconductor substrate. The semicon- ²⁵ FIG. 12 schematically illustrates a method for forming ductor substrate of each of the first and second thermoelec-
tic elements can comprise a substantially periodic pattern of reminder of the substrate; tric elements can comprise a substantially periodic pattern of reminder of the substrate;
holes or wires, wherein an individual hole or wire of the FIGS. 13A-13C schematically illustrates a process for holes or wires, wherein an individual hole or wire of the FIGS. 13A-13C schematically illustrates a process for pattern has an aspect of ratio of at least about 20:1 and a catalytically forming an array of holes, in accord pattern has an aspect of ratio of at least about 20:1 and a catalytically forming an array of holes, in surface roughness between about 0.5 nanometers (nm) and 30 an embodiment of the present disclosure; surface roughness between about 0.5 nanometers (nm) and ³⁰ an embodiment of the present disclosure;
50 nm, which may be measured by transmission electron FIG. 14 schematically illustrates a process for forming a 50 nm, which may be measured by transmission electron microscopy (TEM).

Additional aspects and advantages of the present disclosure present disclosure;

re will become readily apparent to those skilled in this art FIG. 15 schematically illustrates a process for forming a sure will become readily apparent to those skilled in this art FIG. 15 schematically illustrates a process for forming a from the following detailed description, wherein only illus- 35 pattern of wires, in accordance with from the following detailed description, wherein only illus- ³⁵ pattern of wires, in accordance trative embodiments of the present disclosure are shown and present disclosure; and trative embodiments of the present disclosure are shown and
described. As will be realized, the present disclosure is FIG. 16 schematically illustrates a computer system that described. As will be realized, the present disclosure is FIG **16** schematically illustrates a computer system that capable of other and different embodiments, and its several is programmed or otherwise configured to imple capable of other and different embodiments, and its several is programmed or otherwise details are capable of modifications in various obvious methods of the disclosure. respects, all without departing from the disclosure. Accord-40
ingly, the drawings and description are to be regarded as DETAILED DESCRIPTION
illustrative in nature, and not as restrictive.

tioned in this specification are herein incorporated by reference to the same extent as if each individual publication, patent, or patent application was specifically and individually indicated to be incorporated by reference.

The novel features of the invention(s) are set forth with tures having a first dimension (e.g., width) along a first axis particularity in the appended claims. A better understanding 55 that is less than about 1 micrometer of the features and advantages of the present invention(s) Along a second axis orthogonal to the first axis, such will be obtained by reference to the following detailed nanostructures can have a second dimension from nanome-
description that sets forth illustrative embodiments, in which ters or smaller to microns, millimeters or larg description that sets forth illustrative embodiments, in which ters or smaller to microns, millimeters or larger. In some the principles of the invention(s) are utilized, and the accom- cases, the dimension (e.g., width) i panying drawings (also "FIG." and "FIGS." herein), of 60 which:

element having periodic and non-periodic domains of holes structures, such as wires, cylinders or box-like structure. The (or inclusions);

65 rod-like structures can have circular, elliptical, triangular,

views, respectively, of a system for forming a mask adjacent to a substrate:

views, respectively, of the system of FIGS. 4A and 4B

forming a thermoelectric element for a thermoelectric device:

pattern of holes, in accordance with an embodiment of the present disclosure;

illustrative in the nature while various embodiments of the invention(s) of the INCORPORATION BY REFERENCE present disclosure have been shown and described herein, it present disclosure have been shown and described herein, it 45 will be obvious to those skilled in the art that such embodi-
ments are provided by way of example only. Numerous All publications, patents, and patent applications men-
All publications, patents, and patent applications ments are provided by way of example only. Numerous
oned in this specification are herein incorporated by ref-
vari skilled in the art without departing from the invention(s). It should be understood that various alternatives to the embodiments of the invention(s) described herein may be employed in practicing any one of the inventions (s) set forth herein.

BRIEF DESCRIPTION OF THE DRAWINGS herein.
The term "nanostructure," as used herein, refers to struc-
The novel features of the invention(s) are set forth with tures having a first dimension (e.g., width) along a first axis cases, the dimension (e.g., width) is less than about 1000 nanometers ("nm"), or 500 nm, or 100 nm, or 50 nm, or ich:
FIG. 1 shows a thermoelectric device;
FIG. 1 shows a thermoelectric device;
FIG. 1 shows a thermoelectric device; FIGS. 2A and 2B schematically illustrate a thermoelectric of holes. In other cases, nanostructure can include rod-like ernent having periodic and non-periodic domains of holes structures, such as wires, cylinders or box-li (or inclusions);
FIGS. 3A and 3B schematically illustrate a thermoelectric square, rectangular, pentagonal, hexagonal, heptagonal, element having a periodic array of holes;
element having a periodic array of holes;
ctagona

1000 nanometers ("nm"), or 500 nm, or 100 nm, or 50 nm, examples, a thermoelectric device formed according to or smaller. A nanohole filled with a metallic, semiconductor, methods of the disclosure may provide a hot side t or smaller. A nanohole filled with a metallic, semiconductor, methods of the disclosure may provide a hot side to cold side
or insulating material can be referred to as a "nanoinclu- 5 temperature difference (AT) of at l

thermoelectric devices. Some embodiments provide thermo-

electric devices . Some embodiments provide thermo-

electric devices having electrodes each electrode having an

electric devices having electrodes each electrode electric devices having electrodes, each electrode having an be formed from, a substrate. In some cases, the methods array of holes. The array of holes is formed by transferring comprise defining, with the aid of a metalli a pattern provided in a template to a substrate adjacent to the pattern to be transferred to the substrate, and with the aid of template to form a thermoelectric element having an array of the metallic material catalytical template to form a thermoelectric element having an array of nano structures. The array of nano structures can include a 20 define the pattern in the substrate.
plurality of holes or elongate structures, such as wires (e.g., In some embodiments, a method for forming a thermo-
nanowi

for forming the pattern of holes with the aid of a mask pattern of holes or wires to a substrate to form holes or wires having a uniform pattern of holes.

electric device 100 includes n-type 101 and p-type 102 elements disposed between a first set of electrodes 103 and a second set of electrodes 104 of the thermoelectric device 30 ELECTRIC DEVICES, SYSTEMS AND METHODS"),
100. The first set of electrodes 103 connects adjacent n-type which is entirely incorporated herein by reference.
101

material 105 and a cold side material 106 respectively. In a mask adjacent to a substrate, the mask having threesome embodiments, the hot side material 105 and cold side 35 dimensional structures phase-separated in a polym material 106 are electrically insulating but thermally con-
discussion of an electrical potential to the silicon substrate. The mask is formed by providing a poly-
discussion of an electrical potential to the silicon subst electrodes 103 and 104 leads to the flow of electrical current meric mixture having a first polymeric material and a second (also "current" herein), which generates a temperature gra-
polymeric material adjacent to the sub dient (ΔT) across the thermoelectric device 100. The tem-40 perature gradient (ΔT) extends from a first temperature (average), T1, at the hot side material 105 to a second temperature (average), T2, at the cold side material 106 ,

The n-type 101 and p-type 102 elements of the thermo-
electric device 100 can be formed of structures having electric device 100 can be formed of structures having etching the three-dimensional structures to reveal the sub-
dimensions from nanometers to micrometers, such as, e.g., strate, and catalytically transferring the array dimensions from nanometers to micrometers, such as, e.g., strate, and catalytically transferring the array to the substrate nanostructures. In some situations, the nanostructures are to provide an array of holes (or inclus holes or inclusions, which can be provided in an array of 50 Alternatively, to form an array of wires (or rods) from the holes (i.e., mesh). In other situations, the nanostructures are substrate, the polymeric matrix is et holes (i.e., mesh). In other situations, the nanostructures are substrate, the polymeric matrix is etched to provide an array rod-like structures, such as nanowires. In some cases, the of three-dimensional structures over rod-like structures, such as nanowires. In some cases, the of three-dimensional structures over the substrate. A pattern rod-like structures are laterally separated from one another. defined by the array of three-dimension

direction of the temperature gradient. That is, the wires to form an array of wires (or rods) from the substrate, the extend from the first set of electrodes 103 to the second set three-dimensional structures can be etched extend from the first set of electrodes 103 to the second set three-dimensional structures can be etched to reveal the of electrodes 104. In other cases, the n-type 101 and/or substrate. A first metallic material is deposi of electrodes 104. In other cases, the n-type 101 and/or substrate. A first metallic material is deposited on the poly-
p-type 102 elements are formed of an array of holes oriented meric matrix, including the holes formed along a direction that is angled between about 0° and 90° in 60 matrix. The polymeric matrix is then removed, leaving an relation to the temperature gradient. In an example, the array array of the first metallic relation to the temperature gradient. In an example, the array of holes is orthogonal to the temperature gradient. The holes surface. The array of the first metallic material defines a
or wires, in some cases, have dimensions on the order of pattern. A second metallic material is then or wires, in some cases, have dimensions on the order of pattern. A second metallic material is then deposited on the nanometers to micrometers. In some cases, holes can define semiconductor substrate. The first metallic m nanometers to micrometers. In some cases, holes can define semiconductor substrate. The first metallic material serves a nanomesh.
65 as a mask to limit or prevent etching of the semiconductor

the device 100 of FIG. 1, can have various advantages of A pattern defined by the array of the first metallic material

6

The term "nanohole," as used herein, refers to a hole, other thermoelectric devices present available, such as, for filled or unfilled, having a width or diameter less than about example, improved cooling and/or heating. I or insulating material can be referred to as a "nanoinclu- 5 temperature difference (ΔT) of at least about 5° C., 10° C.,
sion."
The term "n-type," as used herein, refers to a material that
is chemically doped ("doped"

nowires).
In some embodiments, systems and methods are provided a pattern of holes or wires in a mask, and transferring the In some embodiments, systems and methods are provided a pattern of holes or wires in a mask, and transferring the for forming the pattern of holes with the aid of a mask pattern of holes or wires to a substrate to form hol ving a uniform pattern of holes.
FIG. 1 shows a thermoelectric device 100, in accordance holes, and a pattern of wires (or rods) can comprise one or FIG. 1 shows a thermoelectric device 100, in accordance holes, and a pattern of wires (or rods) can comprise one or with various embodiments of the disclosure. The thermo- more wires (or rods). Methods for forming masks ha more wires (or rods). Methods for forming masks having a pattern of holes or wires are provided in U.S. patent applielectrom Ser. No. 13/550,424 to Boukai et al. ("THERMO-ELECTRIC DEVICES, SYSTEMS AND METHODS"),

polymeric material adjacent to the substrate, and spin coating the polymeric mixture over the substrate. Next, the polymeric mixture is thermally annealed. The polymeric mixture phase separates into domains of three-dimensional structures (e.g., cylindrical structures) that define a pattern. where T1>T2. The temperature gradient can be used for The three-dimensional structures are disposed in a poly-
heating and cooling purposes.
The n-type 101 and p-type 102 elements of the thermo-
array (or pattern) of holes

defined by the array of three-dimensional structures is then In some cases, the n-type 101 and/or p-type 102 elements catalytically transferred to the substrate to provide an array are formed of an array of wires or holes oriented along the 55 of wires formed from the substrate. As meric matrix, including the holes formed in the polymeric matrix. The polymeric matrix is then removed, leaving an a a mask to limit or prevent etching of the semiconductor
Thermoelectric devices of the present disclosure, such as substrate that is facilitated by the second metallic material.

In some cases, a template is formed of a copolymer (e.g., A pattern of holes or wires in a thermoelectric element can
block copolymer). In an example, a template is formed by have a pitch (e.g., center to center distance f providing a block copolymer and forming an array of 5 holes or wires) that is less than or equal to about 5000
cylinders in the block conolymer to define the template nanometers (nm), or 1000 nm, or 500 nm, or 400 nm, or 3

can include a multi-block copolymer, such as a di-block
copolymer. In contract the polymer of tetra-block copolymer. In the such as a di-block
copolymer. In (STM). The surface corrugation
other embodiments, the polymeric m

kilodalton (kDa), or 2 kDa, or 3 kDa, or 4 kDa, or 5 kDa, or
 6 kDa , or 2 kDa, or 3 kDa, or 4 kDa, or 5 kDa, or
 $10:1$, $50:1$, $100:1$, $1000:1$, $5000:1$, 10 , $000:1$, $100,000:1$,
 6 kDa , or 7 kDa, or 8 kDa, or more. In some situations, the first polymeric material has 25 a molecular weight between about 10 kDa and 80 kDa, or 20 may have substantially the same size, shape and/or distri-
kDa and 60 kDa, or 30 kDa and 50 kDa. In some embodi-
bution (e.g., cross-sectional distribution). As an

formed of a material having a molecular weight of at least 30 about 1 kDa, or 2 kDa, or 3 kDa, or 4 kDa, or 5 kDa, or 6 can be polydisperse.

kDa, or 7 kDa, or 8 kDa, or 9 kDa, or 10 kDa, or 20 kDa, Systems and Methods for Forming Thermoelectric Elements

or 30 kDa, or 40 kDa, or 50 or 30 kDa, or 40 kDa, or 50 kDa, or 100 kDa, or more. In some situations, the second polymeric material has a molecular weight between about 5 kDa and 40 kDa, or 10 35 kDa and 30 kDa, or 15 kDa and 25 kDa. In some embodikDa and 30 kDa, or 15 kDa and 25 kDa. In some embodi-
ments, the second polymeric material is a block copolymer. templates (or masks) for use in forming the electrodes. In some cases, the second polymeric material can be selected In some cases, a thermoelectric device can include an from poly(methyl methacrylate) (PMMA), poly(dimethylsi-
element with both periodic and non-periodic domains from poly (methyl methacrylate) (PMMA), poly (dimethylsi-
local with both periodic and non-periodic domains of
loxane) (PDMS), poly (ethylene oxide) (PEO), poly (4-vi-40 features (e.g., holes, wires). FIGS. 2A and 2B schem nylpyridine) (P4VP), poly(2-vinylpyridine) (P2VP), poly

(styrene-b-dimethylsiloxane) (PS-b-PDMS), poly(styrene-

b-ethylene oxide) (PS-b-PEO), poly(styrene-b-4-

non-periodic domain 203 of holes 202. The element 200 can
 b-ethylene oxide) (PS-b-PEO), poly (styrene-b-4- non-periodic domain 203 of holes 202. The element 200 can vinylpyridine) (PS-b-P4VP), poly (styrene-block-2- be an n-type or p-type element, depending on whether n-type

material comprising the second polymeric material and, in 2A. The periodic 201 and non-periodic 203 domains are
some cases, the first polymeric material. For example, a separated by domain boundaries that are marked by das some cases, the first polymeric material. For example, a separated by domain second polymeric material formed of PDMS can be etched 50 lines. using hydrogen fluoride. As another example, a second
polymeric material formed of PEO can be etched using
hydrogen iodide. As another example, PMMA can be etched may not display long range order. In some cases, the holes hydrogen iodide. As another example, PMMA can be etched may not display long range order. In some cases, the holes using acetic acid. Etching chemistries for various polymeric 202 in the non-periodic domain 203 do not disp materials can be found at, for example, Silverstein, M. S., 55 range order.
Cameron, N. R., & Hillmyer, M. A. (2011), *Porous Poly*- In other cases, a thermoelectric device can include an *mers*, New Jersey John Wiley & So

rod-like structures. An array of holes can be formed in the 60 302. Non-periodic domains can incorporate areas of highly substrate by providing a metallic material in the holes of the thermally conductive bulk silicon that substrate by providing a metallic material in the holes of the template to define an array of particles (e.g., nanoparticles) template to define an array of particles (e.g., nanoparticles) tion paths for heat. Periodic domains, such as close-packed adjacent to the substrate. With the aid of the metallic periodic domains, can aid in minimizing the adjacent to the substrate. With the aid of the metallic periodic domains, can aid in minimizing these areas and material, the substrate can be etched to form a thermoelectric reduce parasitic heat conduction, thereby aidin element having an array of holes. Alternatively, an array of 65 ing thermoelectric device performance. Thus, in some situred-like structure can be formed from the substrate by ations, periodic domains may be preferable ove

is then catalytically transferred to the substrate to provide an relative to metallic particles adjacent to the substrate to form array of wires formed from the semiconductor substrate. a thermoelectric element having an a

cylinders in the block copolymer to define the template. nanometers (nm), or 1000 nm, or 500 nm, or 400 nm, or 300
In some embodiments a template (or mask) is formed of mm, or 200 nm, or 100 nm, or 50 nm, or 40 nm, or 30 n In some embodiments, a template (or mask) is formed of $\frac{nm}{20}$, or 200 nm, or 100 nm, or 50 nm, or 40 nm, or 30 nm, or 30 nm, or 5 nm at the three-dimensional struce or 20 nm, or 15 nm, or 10 nm, or 5 nm, or less. An e a first polymeric material and the three-dimensional struc-
tures defining a pattern are formed of a second polymeric
surface of a hole or wire can have a surface roughness that tures defining a pattern are formed of a second polymeric
material. The second polymeric material is embedded in a
polymeric material is embedded in a
polymeric material. In some cases, the root mean square roughness of a

other embodiments, the polymeric matrix comprises homo
polymers of the first and second polymeric materials. An individual hole or wire can have an aspect ratio (e.g.,
In some cases, the first polymeric material can be for

kDa and 60 kDa, or 30 kDa and 50 kDa. In some embodi-
ments, the first polymeric material is polystyrene.
In some cases, the second polymeric material can be wires of various sizes, such that the holes or wires are not In some cases, the second polymeric material can be wires of various sizes, such that the holes or wires are not rmed of a material having a molecular weight of at least 30 necessarily monodisperse. For example, the holes

for forming elements thermoelectric elements. In some embodiments, the systems and methods include thermal

vinylpyridine) (PS-b-P2VP), or mixtures thereof. 45 or p-type doping of a semiconductor substrate comprising
The second polymeric material can be removed with the the element 200 is employed. The periodic 201 and non-The second polymeric material can be removed with the the element 200 is employed. The periodic 201 and non-
aid of an etching chemistry that can be selected based on the periodic 203 domains are marked by the dashed lines

incorporated herein by reference.
The template can be used to form a pattern of holes or trate an element 300 with a periodic domain 301 of holes trate an element 300 with a periodic domain 301 of holes 302. Non-periodic domains can incorporate areas of highly etching, with the aid of a metallic material, the substrate odic domains. However, in some cases, non-periodic odic domains may be more effective than periodic domains In some cases, domain growth is substantially within a
at scattering a larger frequency range of phonons, reducing leated area of a polymeric material used to form a at scattering a larger frequency range of phonons, reducing heated area of a polymeric material used to form a mask. In
overall heat conduction beyond what periodic domains can 5 an example, a polymeric material is provide overall heat conduction beyond what periodic domains can ⁵

other cases the holes can have other arrangements, such as example, by illumination from a heat lamp or by contact
triangular causes rectangular or portacenal. The holes 202 triangular, square, rectangular, or pentagonal. The holes 302 with a hot plate. The polymeric material within the heated
in game assess have also neglige experiences with so 10 portion self-assembles to form three-dimensio in some cases have close packing arrangements, such as $\frac{10 \text{ portion}}{10 \text{ period}}$ (e.g., cylinders) within a polymeric matrix. The three-dimensional close packing (hcp). The holes **302** in some cases mexagonal close packing (hcp). The holes 302 in some cases
can have packing arrangements that are non-periodic, such
as in a quasiperiodic crystal. In an example, the holes 302
can be in a quasicrystalline arrangement havi

aspect ratio—thickness of the element 300 divided by the temperature.
width (or diameter) of an individual hole of the holes $_{20}$ In some cases, exposing substantially all of a substrate to 302 —of at least about 2-to- 302 —of at least about 2-to-1, or 5-to-1, or 10-to-1, or a heat source produces non-periodic domains, which may 100-to-1, or 100,000-to-1, or 100,000-to-1, or 100,000-to-1, or 100,000-to-1, or 100-to-1, or 1000-to-1, or 10,000-to-1, or 100,000-to-1, or not be desirable, such as due to parasitic heat conduction. It 1,000,000-to-1, or more. The thickness of the element is has been recognized herein that by heating 1,000,000-to-1, or more. The thickness of the element is has been recognized herein that by heating a substrate taken along the direction of orientation of the holes 302. The gradually along a predetermined direction, a hi

can have an aspect ratio—thickness of the element divided holes (or rods) that can provide for a thermoelectric device
by the width (or diameter) of an individual wire—of at least with minimized parasitic heat conduction. about 2-to-1, or 5-to-1, or 10-to-1, or 100-to-1, or 1000-to-1, α substrate can be heated by translating a substrate or 10,000-to-1, or 100,000-to-1, or 1,000,000-to-1, or more. 30 relative to a heat source. This can i or $10,000$ -to-1, or $100,000$ -to-1, or $1,000,000$ -to-1, or more. 30
The thickness of the element is taken along the direction of The thickness of the element is taken along the direction of substrate towards or away from the heat source, moving the orientation of the wires.

wires) of elements of the thermoelectric device, such as, for 35 example, the periodicity of features. The distribution of such example, the substrate can be stationary, and the heat source features can in turn be at least in part dependent on the can be moved towards the substrate with features can in turn be at least in part dependent on the can be moved towards the substrate with the aid of a linear methods used to form the features.

dependent on the distribution of three-dimensional struc- 40 linear velocity of at least about 0.001 m/s, 0.01 m/s, 0.1 m/s, tures formed in masks overlying a substrate, which is used 1 m/s , 5 m/s , 10 m/s , or to form an element of a thermoelectric device. The distri-
bution of three-dimensional structures (or features) can be velocity of at least about 0.001 m/s, 0.01 m/s, 0.1 m/s, 1 m/s, based, at least in part, on the rate at which a polymer matrix 5 m/s, 10 m/s, or 100 m/s.
is annealed to initiate a self-assembly process of block 45 A substrate can be moved towards a heat source, or vice
co-polymers in t co-polymers in the polymer matrix, which is used to form a mask.

solvent vapor (solvent annealing), to start the block copo- 50 substrate (or heat source) is stopped at a given location. The lymer self-assembly process. This can produce self-as-
substrate or heat source can be moved in sembled block copolymer films with multiple unaligned 5, 6, 7, 8, 9, 10, 100, 1000, or 10,000 steps.
domains due to simultaneous nucleation and subsequent In some examples, a heat source is a convective heat growth of domains. Individual domains can show highly source, electromagnetic heat source, or both. In an example, periodic packing of three-dimensional structures (e.g., cyl- 55 the heat source is an electromagnetic heat periodic and non-periodic domains. This can lead to an the heat source can be combined or replaced with a source element having periodic and non-periodic domains of fea-
of light with a wavelength that is suited to cure or

distribution of features (e.g., holes, wires) of elements of thermoelectric devices. The distribution of features can be thermoelectric devices. The distribution of features can be ments of the disclosure. The mask can be used to form an regulated by controlling the rate and manner in which masks element for a thermoelectric device. The syst regulated by controlling the rate and manner in which masks element for a thermoelectric device. The system 400 are thermally annealed. Methods can be used to form includes a conveyor assembly 401 and a heat source 402. In elements in a batch-wise or continuous fashion, such as on 65 a conveyor-type system. Methods provided herein can be used to form elements with features with periodic and

domains may be preferable. For instance, when parasitic non-periodic domains of features (e.g., holes, wires), or conduction paths of bulk silicon are minimized, non-peri-
substantially periodic features.

achieve.

achieve .

The holes 302 are in a hexaconal arrangement but in the polymeric material is exposed to heat, such as, for The holes 302 are in a hexagonal arrangement, but in the polymeric material is exposed to heat, such as, for example, by illumination from a heat lamp or by contact

gradually along a predetermined direction, a higher density In some embodiments, an element includes a periodic 25 of periodic domains can be produced. Periodic domains can array of wires e.g., cylinders). The periodic array of wires provide for less disorder, which can translate t provide for less disorder, which can translate to an array of

ientation of the wires.

Thermoelectric device performance can be at least in part both the substrate and the heat source towards or away from Thermoelectric device performance can be at least in part both the substrate and the heat source towards or away from dependent on the distribution of features (e.g., holes or one another. The substrate can be moved along one another. The substrate can be moved along a conveyor belt or with the aid of a robotic arm, for example. As another

In some embodiments, the distribution of features is The substrate can be moved towards the heat source at a

ask.

moved towards a heat source, or vice versa, in a series of one

For instance, in some cases, semiconductor wafers are

or more steps, with each step including a period in which the For instance, in some cases, semiconductor wafers are or more steps, with each step including a period in which the heated in an oven or on a hotplate, perhaps in presence of substrate (or heat source) is moved and a perio substrate (or heat source) is moved and a period in which the substrate (or heat source) is stopped at a given location. The

of light with a wavelength that is suited to cure or anneal the

tures (e.g., holes), as shown in FIGS. 2A and 2B. mask, such as, for example, ultraviolet light.
Some embodiments provide methods for regulating the 60 FIGS. 4A and 4B show a system 400 for forming a mask distribution of f includes a conveyor assembly 401 and a heat source 402 . In some cases, the heat source is a heat lamp (e.g., a lamp configured to emit IR light). Alternatively, the heat source 402 can be a laser. The heat source 402 can include a source

In some embodiments, the conveyor assembly 401 5 to the heat source 402. Exposure of the untransformed film
includes a motor for moving a support platform adjacent to on the first wafer 403 to heat from the heat source 402 includes a motor for moving a support platform adjacent to on the first wafer 403 to heat from the heat source 402
a wafer. The support platform can contain a heat source, samegle (or heats) the first wafer 403 which conve

a wafer in relation to the heat source 402.
a wing the first polymeric material.
In the illustrated example of FIGS 40 and 4B the system 15. A transformed film can have one or more domains of

400 includes a first wafer 403, second wafer 404 and third three-dimensional structure. For instance, the transformed
wafer 405 that are disposed on a support platform of the film of the third wafer 405 has one or more dom wafer 405 that are disposed on a support platform of the film of the third water 405 has one or more domains of conveyor assembly 401. The wafers 403, 404, and 405 are three-dimensional structures, as defined by the second supported on the conveyor assembly 401, which transports meric material that has phase separated from the first polythe wafers along the direction indicated by the arrow. The 20 meric material. In some cases, the transformed film region of system 400 can contain a heat source that can preheat the the third wafer 405 has a single domain wafers before they are moved into the line-of-sight of the material, and the distribution of three-dimensional structures heat source 402. In the illustrated example, the first wafer is uniform. The three-dimensional struc heat source 402. In the illustrated example, the first wafer has yet to be exposed to heat from the heat source 402, a portion of the second wafer 404 has been exposed to the heat 25 arrangement.

Source, and the third wafer 405 has been fully exposed to the In some embodiments, an untransformed film is converted

heat source. The second w heat source. The second wafer 404 includes an untrans-
formed film at a rate that is a function of one or
formed portion 404*a* that has not been exposed to heat from more of the heating rate and the rate at which a wafer

The polymeric mixture is included in a film adjacent to a sional structures is formed in a polymeric matrix by moving substrate, such as a semiconductor $(e.g., silicon)$ substrate. an unprocessed wafer below the heat source 402 The polymeric mixture can include a mixture of a first 35 polymeric material and second polymeric material, as polymeric material and second polymeric material, as minute, or 10 mm per minute, or 100 mm per minute, or described herein. In an example, the first polymeric material more. In some cases, a uniform distribution of threedescribed herein. In an example, the first polymeric material more. In some cases, a uniform distribution of three-dimen-
is polystyrene and the second polymeric material is a block sional structures is formed in a polymer copolymer, such as poly(methyl methacrylate) (PMMA), an unprocessed wafer at a rate of at least about 1 K per
poly(dimethylsiloxane) (PDMS), poly(ethylene oxide) 40 minute, or 10 K per minute, or 100 K per minute, or more. (P2VP), poly(styrene-b-dimethylsiloxane) (PS-b-PDMS), tion of a mask having three-dimensional structures unipoly(styrene-b-ethylene oxide) (PS-b-PEO), poly(styrene-b-4-vinylpyridine) (PS-b-P4VP), poly(styrene-block-2-vi-
the mask has little to no domain boundaries and may have
nylpyridine) (PS-b-P2VP), or mixtures thereof. 45 the configuration suitable to form elements with structures

portion $404b$ has been exposed to heat from the heat source In some embodiments, the conveyor assembly 401 can be 402 , which has facilitated a phase separation of the second included in a controlled environment, such 402, which has facilitated a phase separation of the second included in a controlled environment, such as an enclosure polymeric material from the first polymeric material. The 50 for providing vacuum or a supply of an ine polymeric material from the first polymeric material. The 50 transformed portion 404b includes three-dimensional structransformed portion 404b includes three-dimensional struc-
tures in a polymeric matrix adjacent to the second wafer. The chamber, which can be used for vapor delivery and/or tures in a polymeric matrix adjacent to the second wafer. The chamber, which can be used for vapor delivery and/or third wafer 405 includes a transformed film and little to no evacuation. FIGS. 5A and 5B schematically illu third wafer 405 includes a transformed film and little to no evacuation. FIGS. 5A and 5B schematically illustrate an untransformed film. The third wafer, having passed below enclosure 405 having the conveyor system 401. Th untransformed film. The third wafer, having passed below enclosure 405 having the conveyor system 401. The enclo-
the heat source 402, includes a transformed film with 55 sure 405 can be a glass or stainless steel enclosur the heat source 402, includes a transformed film with 55 sure 405 can be a glass or stainless steel enclosure, for three-dimensional structures in a polymeric matrix. example. The enclosure 405 can enable vapor or vacuum

wafer, as supported on the conveyor assembly 401, is communication with a pumping system having one or more directed (along the direction indicated by the arrow) to an vacuum pumps for providing a predetermined pressure area between the conveyor system 401 and the heat source 60 within the enclosure. 402. The area can be illuminated by the heat source 402 if In some embodiments, the heat source 402 can be sup-
the heat source is a radiative heat source. Upon exposure to ported on a rail (or track) 406 to enable the pos the heat source is a radiative heat source. Upon exposure to ported on a rail (or track) 406 to enable the position of the heat from the heat source 402, the untransformed film is heat source 402 to be adjusted, as schemat heat from the heat source 402, the untransformed film is heat source 402 to be adjusted, as schematically illustrated converted to a transformed film.

brought in view of the heat source 402 with the aid of the the location of the heat source along the direction indicated conveyor system 401. As the first wafer 403 passes in line by the two-way arrow. In some cases, the r

of infrared energy and one or more optics for directing of sight of heat source 402, an untransformed film adjacent
infrared energy to a polymeric material adjacent to a wafer. to the wafer 403 is converted to a transforme The polymeric material in some cases is spin-coated over a predetermined rate and along a direction generally anti-
wafer. after . parallel to a direction of motion of the first wafer in relation In some embodiments, the conveyor assembly $\frac{401}{5}$ to the heat source $\frac{402}{5}$. Exposure of the untransformed film a water. The support platform can contain a heat source,
such as a hot plate. The support platform in some cases is a
conveyor belt.
In some embodiments, the conveyor assembly 401 is 10
rom an untransformed film to a trans

In the illustrated example of FIGS. 4A and 4B, the system 15 A transformed film can have one or more domains of θ includes a first water 403 second water 404 and third three-dimensional structure. For instance, the t the third wafer 405 has a single domain of the polymeric uted in a square, rectangular, pentagonal, or hexagonal

Formed portion 404a that has not been exposed to heat from more of the heating rate and the rate at which a water (e.g., the heat source 402 and a transformed portion 404b that has the first wafer 403) is brought in view

an unprocessed wafer below the heat source 402 at a rate of at least about 0.1 millimeters (mm) per minute, or 1 mm per

hyridine) (PS-b-P2VP), or mixtures thereof. 45 the configuration suitable to form elements with structures
The second wafer 404 includes an untransformed portion (e.g., holes) uniformly distributed, as described above in t The second wafer 404 includes an untransformed portion (e.g., holes) uniformly distributed, as described above in the $404a$ and a transformed portion $404b$. The transformed context of FIGS. 3A and 3B.

three-dimensional structures in a polymeric matrix.

The enclosure 405 can enable vapor or vacuum

During processing, an untransformed film adjacent to a annealing. In some situations, the enclosure 405 is in fluid annealing. In some situations, the enclosure 405 is in fluid

nverted to a transformed film. in FIGS. 6A and 6B. The rail 406 in some cases can include
In an example, during processing the first wafer 403 is 65 a motor or other mechanism (e.g., piezzo) to aid in adjusting In an example, during processing the first wafer 403 is 65 a motor or other mechanism (e.g., piezzo) to aid in adjusting brought in view of the heat source 402 with the aid of the location of the heat source along the dire by the two-way arrow. In some cases, the rail 406 can enable

precluded and wafers can be supported on an immovable 5 structures can be asymmetric support platform, such as, for example, a platform config-
their widths (or diameters). ured to hold or support one or more wafers but remain The mask can be formed of a first polymeric material, stationary in relation to the heat source 402. The platform in such as polystyrene, and the three-dimensional stru some cases is a susceptor, which can be a heated susceptor. can be formed of a second polymeric material, such as In the illustrated example of FIGS. 6A and 6B, wafers are 10 PMMA. The mask is formed by providing a polymer In the illustrated example of FIGS. 6A and 6B, wafers are 10 PMMA. The mask is formed by providing a polymeric supported on an immovable support platform 407. Heat to mixture comprising the first and second polymeric mater the wafers 403, 404 and 405 is supplied by the heat source and coating the mixture onto the substrate using, for 402 that can be moved and brought in line-of-sight of the example, a spin coater or other systems and devices 402 that can be moved and brought in line-of-sight of the example, a spin coater or other systems and devices that may wafers 403, 404 and 405 with the aid of the rail 406.

adjacent to a wafer. FIG. 7 shows an optical system 700 some cases, a spin coater is used to coat the mixture onto the having a focusing lens 701 for directing light 702 to an substrate. A spin coater can be operated at be exposed surface of a wafer 703 having a film comprising a 100 revolutions per minute (RPM) and 10,000 RPM, or transformed and/or untransformed polymeric matrix. In an 20 1000 and 4000 RPM, or 2000 and 3000 RPM, for a time transformed and/or untransformed polymeric matrix. In an 20 example, light 702 is spatially and temporally coherent light (e.g., laser light) or infrared radiation. The focusing lens seconds, 5 seconds, 10 seconds, 15 seconds, 20 seconds, 25 generates a spot 704 on the film, which can be used to define seconds, 30 seconds, 35 seconds, 40 seco a rastering pattern by moving the wafer 703, the focusing seconds, 55 seconds, 1 minute, 5 minutes, 10 lens 701 and/or a source of light 702. In some situations, the 25 minutes, 1 hour, 12 hours, 24 hours, or more. rastering pattern can be serpentine, spiral, circular, box-like After coating the polymeric mixture over the substrate, (e.g., square, rectangular), or sinusoidal. The surface of the substrate can be heated, such as with wafer 703 includes an untransformed region 703*a* and a system 400 and the optical system 700. In an example, the substrate is directed along the conveyor assembly of 401 of

of FIG. 7 can be used to form a mask adjacent to a substrate to convert, at a predetermined rate, an untransformed film
(or wafer), which can be subsequently used to form an having the polymeric mixture to a transformed fi (or wafer), which can be subsequently used to form an having the polymeric mixture to a transformed film having element having a plurality of holes in the substrate, such as three-dimensional structure defining a pattern. element having a plurality of holes in the substrate, such as three-dimensional structure defining a pattern. In some a semiconductor substrate (e.g., silicon), or a plurality of embodiments, upon heating, the second polym wires formed from the substrate. The element can be formed 35 by using the mask to define a pattern of metallic material by using the mask to define a pattern of metallic material form the three-dimensional structures. The mask can be adjacent to a surface of the substrate, and using the metallic formed of a block copolymer having the first adjacent to a surface of the substrate, and using the metallic formed of a block copolymer having the first polymeric material to catalytically etch the substrate to define a pattern material and second polymeric material.

having an array of uniformly distributed holes in a poly-
meric matrix, which can be subsequently used to catalyti-
 100° C. and 300° C., or 150° C. and 250° C., or 180° C. and meric matrix, which can be subsequently used to catalyti-
cally form an array of holes or wires in the substrate, the 210° C. for a period of at least about 1 second, or 10 seconds,

a substrate. The substrate can be a semiconductor substrate, In some situations, the substrate can then be irradiated with such as a silicon substrate (e.g., n-type or p-type silicon). ultraviolet light (e.g., 254 nm UV li such as a silicon substrate (e.g., n-type or p-type silicon). ultraviolet light (e.g., 254 nm UV light) for a period of at The three-dimensional structures can be cylinders (or rods). least about 1 min, or 2 min, or 3 min, The three-dimensional structures can be cylinders (or rods). least about 1 min, or 2 min, or 3 min, or 4 min, or 5 min, or 4 min, or 5 min, or Alternatively, the three-dimensional structures can have 50 N min, or $15 \$ other shapes; in some examples, the three-dimensional Following formation of a transformed film adjacent to the structures can be triangular, square, or rectangular. The substrate, the second polymeric material (including structures can be triangular, square, or rectangular. The substrate, the second polymeric material (including the three-dimensional structures can have various sizes and three-dimensional structures) is etched relative to three-dimensional structures can have various sizes and three-dimensional structures) is etched relative to the first distributions. In some situations, the three-dimensional polymeric material. The second polymeric materi distributions. In some situations, the three-dimensional polymeric material. The second polymeric material can be structures have widths (or diameters) between about 1 ss etched with the aid of an acid, such as, e.g., nitr structures have widths (or diameters) between about 1 55 etched with the aid of an acid, such as, e.g., nitric acid, acetic nanometer ("nm") and 500 nm, or 5 nm and 100 nm, or 10 acid, hydrogen fluoride (HF), hydrogen chlo nm and 30 nm. The three-dimensional structures can have a

etching chemistries, such as ozone or sodium hydroxide

center-to-center spacing between about 1 nm and 500 nm, or

etching chemistries, such as ozone or sodium hy 5 nm and 100 nm, or 10 nm and 30 nm. In some embodi-
ments, the three-dimensional structures are distributed in an 60 formed of PMMA, the second polymeric material can be ments, the three-dimensional structures are distributed in an 60 formed of PMMA, the second polymeric material can be array of three-dimensional structures that is monodisperse. etched using acetic acid. Alternatively, gas Monodisperse structures may have substantially the same be performed, such as, for example, reactive ion etching size, shape and/or distribution (e.g., cross-sectional distri-
bution).
polymeric material generates holes in the mask. The holes

a close packing arrangement, such as a hexagonally close The exposed surface can include a layer of an oxide (native packing arrangement. In other situations, the three-dimen- or thermally grown), such as a silicon oxide (

an angle of the heat source in relation to the conveyor system sional structures are in a random arrangement. In some 401, the unprocessed wafer 403 and/or the processed wafer cases, the three-dimensional structures are ar cases, the three-dimensional structures are arranged in 404 to be adjusted.
In some situations, the conveyor assembly 401 can be the three-dimensional structures. The three dimensional have $\frac{1}{2}$ to the structures. The three dimensional the three-dimensional structures. The three dimensional structures can be asymmetric, having lengths longer than

A heat source can be optically coupled to an optical 15 dip coater, ink jet printing, spray coating, drop casting, layer
system for directing radiant energy to a polymeric material by layer coating using the Langmuir-Blodg substrate. A spin coater can be operated at between about 100 revolutions per minute (RPM) and 10,000 RPM, or period of at least about 1 second, 2 seconds, 3 seconds, 4 seconds, 30 seconds, 35 seconds, 40 seconds, 45 seconds, 50 seconds, 55 seconds, 1 minute, 5 minutes, 10 minutes, 30

transformed region 703*b*.
The system 400 of FIGS. 4-6 and the optical system 700 ³⁰ FIGS. 4 and 5 and heated with the aid of the heat source 402 FIGS. 4 and 5 and heated with the aid of the heat source 402 embodiments, upon heating, the second polymeric material phase separates in a matrix of the first polymeric material to

of holes or wires. In some embodiments, after the mixture is applied (e.g.,
The system 400 and 700 can be used to form a mask 40 spin-coated) to the substrate, the system 400 can be used to
having an array of uniformly dis array having uniformly distributed holes or wires. or 30 seconds, or 1 minute, or 10 minutes, or 20 minutes, or 1 minutes, or 4 hours, or 1 minutes, or 4 hours, o In an example, the system 400 is used to form a mask (or 45 30 minutes, or 1 hour, or 2 hours, or 3 hours, or 4 hours, or 4 hours, or 4 hours, or 4 hours and structures provided over 5 hours, or 6 hours, or 12 hours, or 44

etching chemistries, such as ozone or sodium hydroxide etched using acetic acid. Alternatively, gas phase etching can tion). polymeric material generates holes in the mask. The holes
In some situations, the three-dimensional structures are in 65 can expose a surface of the substrate adjacent to the mask. or thermally grown), such as a silicon oxide (e.g., silicon

is removed by exposing the mask and the exposed portions material can be deposited on the etch block layer and of the substrate to an oxide etchant. In an example, the mask exposed portions of the substrate. The second met of the substrate to an oxide etchant. In an example, the mask exposed portions of the substrate. The second metallic and exposed portions of the substrate are exposed to CF_4/O_2 material can be selected from gold, silver and exposed portions of the substrate are exposed to CF_4/O_2 material can be selected from gold, silver, platinum, chroand/or a buffered oxide etch (or a buffered hydrofluoric etch, 5 mium, molybdenum, tungsten, palladiu

ammonium fluoride (NH_4F), and hydrofluoric acid (HF). In H_2O_2) and a chemical etchant (e.g., HF) to form rods (or some cases, HCl is added to a BHF solution in order to wires) in the substrate, either simultaneously dissolve insoluble products. In an example, a buffered oxide 10 (i.e., oxidizing agent after chemical etchant, or chemical etch solution comprises a 6:1 volume ratio of about 40% etchant after oxidizing agent). The first and second metallic NH_4F in water to 49% HF in water. This solution can etch materials on the rods can then be removed to thermally grown oxide at a rate of at least about 0.1, 0.5, 1, free-standing cylinders) formed from the substrate. In some 2, 3, 4, 5, 10 nanometers per second at 25° C. Exposing the situations, the bases of the rods 2, 3, 4, 5, 10 nanometers per second at 25° C. Exposing the situations, the bases of the rods are attached to the substrate.
mask and the exposed portions of the substrate to an oxide 15 The disclosure provides vario etchant can remove the oxide layer from the exposed por-

can subsequently be used as a thermoelectric element (e.g.,

can subsequently be used as a thermoelectric element (e.g.,

In some embodiments, during the substrate can be rinsed
with an acid (e.g., acetic acid, HF, HI) for a period of at least
about 1 min. or 2 min. or 3 min. or 4 min. or 5 min. or 10 20
Another aspect provides methods for fo about 1 min, or 2 min, or 3 min, or 4 min, or 5 min, or 10 20 min, or 15 min, or 20 min, or 25 min, or 30 min, and water for a period of at least about 1 second, or 10 seconds, or 30 near-eutectic) solidification of a binary (or in some cases seconds, or 1 min, or 2 min, or 3 min, or 4 min, or 5 min to ternary or quaternary) phase alloy, whi seconds, or 1 min, or 2 min, or 3 min, or 4 min, or 5 min to ternary or quaternary) phase alloy, which results in the remove the second polymeric material (e.g., PMMA) and formation of rods or lamellar plate morphology in

Next, an etching layer is deposited on the mask and lamellar plates can have dimensions on the order of nano-
exposed portions of the substrate. The etching layer can meters to microns. This technique advantageously permit exposed portions of the substrate. The etching layer can meters to microns. This technique advantageously permits include a metallic material. In some embodiments, the the formation of a bulk thermoelectric material by sel include a metallic material. In some embodiments, the the formation of a bulk thermoelectric material by self metallic material includes one or more elemental metals. For assembly. instance, the metallic material can include one or more 30 The binary phase alloy can comprise a first phase and a metals selected from gold, silver, platinum, chromium, second phase, which can be solid state phases. The second molybdenum, tungsten, palladium, other metals (e.g., noble phase can comprise a sacrificial material, which c metals), or combinations thereof. The etching layer can be removed by etching to provide a solid matrix having the first deposited with the aid of various deposition techniques, such phase. The first phase can contain incl deposited with the aid of various deposition techniques, such phase. The first phase can contain inclusions (e.g., nanoin-
as physical vapor deposition (e.g., sputtering, evaporative 35 clusions) at locations in which the as physical vapor deposition (e.g., sputtering, evaporative 35 deposition), chemical vapor deposition (CVD), atomic layer phase) was removed. The size and shape of the inclusions deposition (ALD), or electroplating. In some embodiments, can be controlled to various dimensions, such as deposition (ALD), or electroplating. In some embodiments, can be controlled to various dimensions, such as nanoscopic the etching layer, as formed, has a thickness between about dimensions, by controlling the cooling rate the etching layer, as formed, has a thickness between about dimensions, by controlling the cooling rate as well as the 1 nm to about 500 nm, or 5 nm and 100 nm, or 10 nm and spacing between the inclusions. This approach ca 30 nm. The etching layer can be formed on the mask and the 40

of metallic material from the etching layer on the substrate. The may be preferable in some cases so that phonon scattering is
In some embodiments, the array of metallic material is enhanced and thermal conductivity is red monodisperse. Next, the metallic material of the etching 45 In an example, a mixture comprising a first solid state layer and exposed portions of the substrate are exposed to an unaterial and a second solid state material oxidizing agent (e.g., O_3 , NO_2 , H_2O_2) and a chemical temperature that is at or above a eutectic temperature of an etchant (e.g., HF), either simultaneously or sequentially (i.e., alloy comprising the first and se oxidizing agent after chemical etchant, or chemical etchant and the mixture is subsequently cooled to a temperature after oxidizing agent). In some embodiments, the metallic 50 below the eutectic temperature to provide the alloy phase material facilitates a catalytic oxidation of the substrate at separated in a solid state matrix compri material facilitates a catalytic oxidation of the substrate at separated in a solid state matrix comprising one of the first
the metal-substrate interface, thereby forming an oxide solid state material or the second solid the metal-substrate interface, thereby forming an oxide solid state material or the second solid state material. The between the metallic material and the substrate. The chemi-
alloy can be removed (e.g., selectively etche between the metallic material and the substrate. The chemi-
call example and removed (e.g., selectively etched) to provide the
cal etchant (also "etchant" herein) then removes the oxide. solid state matrix with inclusions Subsequent oxidation of the substrate and removal of an 55 oxide formed between the metallic material and the substrate oxide formed between the metallic material and the substrate conductor, such as silicon, silicon-germanium alloy, germa-
generates holes in the substrate. In some embodiments, the nium, silicon carbide. The second solid st generates holes in the substrate. In some embodiments, the nium, silicon carbide. The second solid state material can holes have lengths that are longer than the widths (or comprise titanium, magnesium, aluminum, nickel, p holes have lengths that are longer than the widths (or comprise titanium, magnesium, aluminum, nickel, palla-
diameters) of the holes (i.e., the holes are anisotropic). The dium, platinum. diameters) of the holes (i.e., the holes are anisotropic). The dium, platinum.

in some embodiments, the rod or lamellar plates form at

chemical etchant to leave holes in the substrate.

or near the eutectic composition o

lic material can be deposited on the mask and exposed
permental solids at the eutectic composition and then adding
portions of the substrate. In some cases, the first metallic
metal includes one or more metals selected fro mium, molybdenum, tungsten, titanium and niobium. The rapidly cooled via a quench. The quench can be performed mask can be removed to expose the substrate, as described in oil or with the aid of a splat method, which can i

dioxide) if the substrate is formed of silicon. The oxide layer above. Next, an etching layer comprising a second metallic is removed by exposing the mask and the exposed portions material can be deposited on the etch bloc "BHF").
BHF can be a mixture of a buffering agent, such as can then be exposed to an oxidizing agent (e.g., O_3 , NO₂, BHF can be a mixture of a buffering agent, such as can then be exposed to an oxidizing agent (e.g., O_3 , NO₂, ammonium fluoride (NH₄F), and hydrofluoric acid (HF). In H_2O_2) and a chemical etchant (e.g., HF) to f

by a metallurgical technique that can rely on the eutectic (or cross-linking a matrix having the first polymeric material. 25 The inclusions can be nanoinclusions, and the rods or
Next, an etching layer is deposited on the mask and lamellar plates can have dimensions on the order of n

phase can comprise a sacrificial material, which can be removed by etching to provide a solid matrix having the first spacing between the inclusions. This approach can be used to form inclusions having rods or holes with dimensions and exposed portions of the substrate.

Next, the mask is removed to leave an array (or pattern) sions, both for the size of the nanoinclusions and spacing,

> material and a second solid state material is heated to a temperature that is at or above a eutectic temperature of an solid state matrix with inclusions (e.g., holes) therein. In some cases, the first solid state material comprises a semi-

Alternatively, an etch block layer comprising a first metal-
This can be accomplished by weighing the starting two in oil or with the aid of a splat method, which can involve solidified material can include a nanoscale rod-like phase Nanoimprint Lithography Methods
embedded in the other host phase material or adjoining Another aspect provides methods embedded in the other host phase material or adjoining Another aspect provides methods for forming inclusions lamellar plates of both phases. The rod-like phase can be 5 using lithography. Nanoimprint lithography, stamping lamellar plates of both phases. The rod-like phase can be $\frac{1}{5}$ using lithography. Nanoimprint lithography, stamping, or removed by etching, such as chemical (e.g., HF etching) hot embossing techniques can generate na

An example material is the silicon-titanium binary phase
material. At or near the eutectic point the two solid phases
are Si and titanium silicide (e.g., TiSi₂). The silicon phase
can be doped n-type or p-type based on t configuration of the thermoelectric element. The titanium
silicide can self-assemble into rods in the silicon matrix. The FIG. 9 schematically illustrates a method for forming
diameters of the rods can be controlled by adj diameters of the rods can be controlled by adjusting or inclusions (e.g., holes) in a substrate. The method illustrated otherwise selecting the cooling rate during solidification. in FIG. 9 transfers a pattern of holes or

silicon and titanium solids). The proportions of silicon and In a first step, a mask 900 is formed by spin coating a titanium can be selected to form a binary phase alloy having polymeric material onto a bulk or thin film silicon and TiSi₂. In an example, the ratio of silicon to such as an n-type or p-type semiconductor material (e.g., titanium is about 3:1 by weight. The crucible is then heated 25 silicon). Next, a template 910 comprisin to a temperature of about 1330° C. or higher, and subse-
quently rapidly cooled to room temperature. The cooling the mold are then pressed into the polymer 900 and the quently rapidly cooled to room temperature. The cooling the mold are then pressed into the polymer 900 and the rate can be at least about 1 K/s, 10 K/s, or 100 K/s. This polymer is expelled or otherwise removed from below forms a binary phase alloy comprising T_i Si₂ in a Si host matrix. The TiSi₂ can be disposed in the Si in the form of 30 nanoscopic circular or square voids 920. Next, a layer 925 rods. The rod density and uniformity can be controlled via of a metallic material is deposited on the mask 900. The directional solidification or Czochralski like growth. The metallic material can include gold, silver, pla directional solidification or Czochralski like growth. The metallic material can include gold, silver, platinum, chro-
TiSi, is then removed from the Si host matrix via an etching mium, molybdenum, tungsten, palladium, and process, such as a chemical etching process that selectively (e.g., noble metals). The mask 900 is then removed, which removes TiSi₂ but not the silicon host matrix material. In an 35 removes the polymer of the mask 900 removes $Tisi_2$ but not the silicon host matrix material. In an 35 example, hydrofluoric acid, or sulfuric acid with an oxidizer example, hydrofluoric acid, or sulfuric acid with an oxidizer on top of the polymer. Metals that fill the voids 920 remain (e.g., H_2O_2), can be used to selectively remove TiSi₂. The as particles 930 on the surface, resultant material is a bulk silicon ingot with nanoinclusions to catalytically etch the substrate 905 and transfer the pattern (here, holes) that scatter phonons and reduce thermal contraction into the substrate 905. In s ductivity. The reduced thermal conductivity can increase 40

silicon) having a second phase 805 (e.g., TiSi₂) formed reducing thermal conductivity and increasing device effi-
therein. The first phase 800 and second phase 805 can be 45 ciency. formed by providing a first and second material, and heating As an alternative, the particles 930 can be formed of a first the materials to a eutectic point of the binary phase alloy. metallic material and a second metalli the materials to a eutectic point of the binary phase alloy. metallic material and a second metallic material (not shown)
The second phase 805 extends from an exposed top surface can be deposited on the substrate 905. Next of the first phase 800 into the bulk of the first phase 800. The chemistry catalytically etches the substrate 905 with the aid
binary phase can define rods (FIG. 8, left) or plates (FIG. 8, so of the second metallic materi binary phase can define rods (FIG. 8, left) or plates (FIG. 8, $\frac{1}{50}$ right) extending into the first phase 800, which rods or plates right) extending into the first phase 800, which rods or plates rial masks (or shields) the substrate 905 from etching are phase separated from the first phase 800. Next, the portions of the substrate 905 below the first m are phase separated from the first phase 800. Next, the portions of the substrate 905 below the first metallic mate-
second phase 805 is selectively etched in relation to the first rial. Such an approach can be used to for second phase 805 is selectively etched in relation to the first rial. Such an approach can be used to form a pattern of phase 800, which etching removes the material comprising pillars (or wires) from the substrate 905. the second phase 805 to generate holes 810 bounded by the 55 As an alternative, the pillars 915 can be precluded and the first phase first phase 600. The holes 810 extend through the first phase template 910 comprises a pa first phase 800. The holes 810 extend through the first phase template 910 comprises a pattern of holes. Pressing the 800. By selectively etching the second phase 805 in relation template 910 against the mask 900 forms pil 800. By selectively etching the second phase 805 in relation template 910 against the mask 900 forms pillars (or rods) in to the first phase 800, the material comprising the second the mask 900. The pillars are part of a p to the first phase 800, the material comprising the second the mask 900. The pillars are part of a pattern of pillars in phase 805 can be removed at a rate that is greater than the the mask 900. Portions of the substrate 9 rate at which the material comprising the first phase 800 is 60 removed. This method can be used to form holes in a matrix removed. This method can be used to form holes in a matrix ited on the exposed portions of the substrate, which can be or cross-linked wires. In the case of cross-linked wires, used to catalytically transfer the pattern of or cross-linked wires. In the case of cross-linked wires, used to catalytically transfer the pattern of pillars to the portions of the first phase 800 can be interconnected. substrate 905 to form pillars (or rods) from the

elements for operation. The metallurgical techniques of the 65 disclosure can allow for ease of doping, since the dopant atoms are introduced in the starting material before the

placing the molten liquid on a cold plate. In such a case, the melting, or, alternatively, can be introduced during the molten liquid can solidify rapidly. The morphology of the melting and/or subsequent growth.

removed by etching, such as chemical (e.g., HF etching)
and/or mechanical etching (e.g. chemical mechanical pol-
ishing). Similarly, one of the lamellar phases can be removed
by etching. The result is a bulk thermoelectric

In an example, the silicon-titanium binary phase alloy is 20 to a mask, which pattern is subsequently used to form a formed by loading a crucible with silicon and titanium (e.g., pattern of inclusions (e.g., nanoinclusi polymer is expelled or otherwise removed from below (or to the side of) the pillars. This can form a polymer film with mium, molybdenum, tungsten, palladium, and other metals (e.g., noble metals). The mask 900 is then removed, which into the substrate 905. In some examples, the pattern is formed in the substrate 905 with the aid of a wet etch. Such thermoelectric device efficiency.

FIG. 8 shows a method for forming inclusions by pro-

substrate 905. Forming the patter of particles in the substrate

FIG. 8 shows a method for forming inclusions by pro-

substrate 905. FIG. 8 shows a method for forming inclusions by pro-
viding a binary phase comprising a first phase 800 (e.g., 905 creates nanoinclusions 935 in the substrate 905, thereby 905 creates nanoinclusions 935 in the substrate 905, thereby

the mask 900. Portions of the substrate 905 are exposed through the mask 900. An etching layer can then be depos-

ortions of the first phase 800 can be interconnected.

Thermoelectric modules can require both p and n-type

A pattern of features over the substrate 905 can be

ements for operation. The metallurgical techniques of the 65 methods of the disclosure, such as the catalytic methods described above and elsewhere herein. The resulting subcan subsequently be used as a thermoelectric element of a to provide the solution the solution the metallic parameter 1005 . thermoelectric device.
Nanoparticle Templating Methods

in a substrate by generating a pattern of features on the or out of the solution 1002. The support member can be
substrate and subsequently transferring the nattern to the attached to an actuator (e.g., motor) to effect t substrate and subsequently transferring the pattern to the attached to an actuator (e.g., motor) to effect the motor $\frac{1002}{1002}$. substrate. The pattern of features can be a close packed the substrate 1000 into or c
notion of features In some embodiments perception Photolithographic Methods pattern of features. In some embodiments, nanoparticle
templating using estimate dia essting on Languaria 10 Another aspect provides methods for forming inclusions templating using solvents, dip coating, or Langmuir ¹⁰ Another aspect provides methods for forming inclusions
Blodgett is used to generate a close packed pattern of (e.g., holes or wires) in a substrate by using photolit Blodgett is used to generate a close packed pattern of
nanoparticles on a surface of a substrate, which pattern is
then used either as metal catalysts for a wet etch into the
substrate of features in a mask, and subse-
que

or towards a surface of the solution 1002. The substrate 1000 ²⁵ The mask 1100 in some cases is a photoresist that is is withdrawn from the solution 1002 (up arrow) to provide spin-coated onto the substrate 1105. is withdrawn from the solution 1002 (up arrow) to provide
the metallic particles 1005 from the emulsion on or adjacent Next, a mask 1110 is brought in view of the photoresist
to one or more surfaces of the substrate 1000 to one or more surfaces of the substrate 1000, such as 1100. The mask 1110 can include features 1115 that corre-
spond to inclusions to be formed in the substrate 1105. The opposing surfaces of the substrate 1000, as illustrated. The spond to inclusions to be formed in the substrate 1105. The metallic negries and specific redistion to metallic negries and the substrate 1005 mey be edge to the metallic particles 1005 may be adsorbed to the one or more $\frac{30 \text{ mask}}{\text{expose}}$ mask 1110 is then exposed to electromagnetic radiation to surface of the substrate 1000. In some cases, certain surface expose portions of the photoresist 1100 to light. In some of the substrate 1000 can be coated to prevent metallic $\frac{1}{10}$.

minutes, 1 hour, 2 hours, 3 hours, 4 hours, 5 hours, 6 hours, $\frac{1}{12}$ home cases, the features 1115 are sized and shaped to 12 hours, or 1 day prior to being withdrawn from solution. 40 provide holes of desired shapes 12 hours, or 1 day prior to being withdrawn from solution. 40 provide holes of desired shapes and sizes in the photoresist
In some cases, the substrate 1000 is directed into the solution 1100. Such sizes and shapes can be In some cases, the substrate 1000 is directed into the solution 1100. Such sizes and shapes can be selected to take into 1002 at a rate of at least about 0.001 m/s, 0.01 m/s, 0.1 m/s, account the interference of light. 1 m/s, 5 m/s, 10 m/s, or 100 m/s. The substrate 1000 can be
withdrawn from the solution 1002 at a rate of at least about light, the template 1110 can be removed and the exposed 0.001 m/s, 0.01 m/s, 0.1 m/s, 1 m/s, 5 m/s, 10 m/s, or 100 45

to form holes 1010, as described elsewhere herein. For such as water, or in some cases selectively dissolving (e.g., instance, the metallic particles 1005 can be exposed to an 50 with the aid of a resist developer) the ex etchant (e.g., HF). Alternatively, the metallic particles can
selective dissolution can be performed with the aid of a
serve as an etch block layer, and an etching layer can be used
resist developer, such as, for example, serve as an etch block layer, and an etching layer can be used resist developer, such as, for example, conventional devel-
to form rods (or wires) from the substrate 1000 with the aid opers based upon tetramethylammonium h

The solution 1002 can be formed by providing metallic particles 1005 into a liquid or solvent, such as, for example, particles 1005 into a liquid or solvent, such as, for example, transferred to the substrate 1105. In some cases, the features water. In some cases, the solution 1002 can be mixed to help 1120 are holes that extend to the s prevent agglomeration of the metallic particles 1005 into Next, a layer 1125 of metallic material is deposited on the larger particles, or to help maintain a given particle size 60 photoresist 1100 and on portions of the s larger particles, or to help maintain a given particle size 60 distribution of the metallic particles 1005 in the solution distribution of the metallic particles 1005 in the solution are exposed through the features 1120. The photoresist 1100 1002. In some examples, the metallic particles 1005 have a is then removed, such as with the aid of an 1002. In some examples, the metallic particles 1005 have a is then removed, such as with the aid of an etching chemparticle size distribution of at least about 1 nanometer (nm), istry, to provide metallic particles 1130 ad particle size distribution of at least about 1 nanometer (nm), istry, to provide metallic particles 1130 adjacent to the 5 nm, 10 nm, 50 nm, or 100 nm in the solution 1002. To form substrate 1105. The metallic particles 11 the solution 1002 comprising the metallic particles 1005, a 65 or hexagonal packing arrangement, for example.
powder or other solid form comprising the material of the
metallic particles 1130 and the substrate 1105
metall

 20 solvent, and the liquid or solvent can be subsequently mixed strate 905 with the pattern of features (e.g., holes or rods) solvent, and the liquid or solvent can be subsequently mixed can subsequently be used as a thermoelectric element of a to provide the solution 1002 comprisin

The substrate 1000 can be mechanically coupled to a support member to assist in directing the substrate 1000 into Another aspect provides methods for forming inclusions 5 support member to assist in directing the substrate 1000 into a substrate by generating a nattern of features on the or out of the solution 1002. The support member

of nanoparticles, as do Langmuir-Blodgett techniques. 20 1100 is provided adjacent to a substrate 1105. The substrate FIG. 10 schematically illustrates a method for forming 1105 can be a semiconductor substrate, such as si FIG. 10 schematically illustrates a method for forming 1105 can be a semiconductor substrate, such as silicon. The inclusions in a substrate 1000. The substrate 1000 is dipped substrate 1105 can be doped n-type or p-type, substrate 1105 can be doped n-type or p-type, or in some cases intrinsic. The photoresist 1100 can be formed of a into a solution 1002 having metallic particles 1005 as cases intrinsic. The photoresist 1100 can be formed of a
emulsions. The metallic particles 1005 can be suspended on polymeric material, such as a curable polymeric mat

or the substate 1000 can be coated to prevent metante
particles 1005 from adsorbing on the surfaces.
In some examples, the substrate 1000 is kept in the selectromagnetic spectrum. Alternatively, the photoresist
solution 10

light, the template 1110 can be removed and the exposed portions of the photoresist 1100 can be removed to provide m/s.
The metallic particles 1005 define a pattern of particles. exposed portions of the photoresist 1100 can be removed by The metallic particles 1005 define a pattern of particles, exposed portions of the photoresist 1100 can be removed by which can be catalytically transferred to the substrate 1000 contacting the photoresist 1100 with a wash to form rods (or wires) from the substrate 1000 with the aid opers based upon tetramethylammonium hydroxide. The of another, as described elsewhere herein. $\frac{55 \text{ photonsist}}{1100 \text{ with the features}}$ 1120 can then serve as a 55 photoresist 1100 with the features 1120 can then serve as a mask having a pattern of the features 1120 that can be

are exposed to an oxidizing agent (e.g., O_3 , NO_2 , H_2O_2) and

an etchant (e.g., HF). In some embodiments, the metallic with the aid of a chemical etching chemistry or a mechanical particles 1130 facilitate a catalytic oxidation of the substrate etching process, such as chemical mecha 1105 at the metal-substrate interface, thereby forming an (CMP). In an example, CMP is used to remove the portion oxide between the metallic material and the substrate. An 1210 by incrementally removing one or more layers oxide between the metallic material and the substrate. An 1210 by incrementally removing one or more layers of the etchant then removes the oxide. Subsequent oxidation of the $\frac{1}{2}$ portion 1210. substrate 1105 and removal of an oxide formed between the In the illustrated example of FIG. 12, inclusions are holes metallic particles 1130 and the substrate 1105 can generate 1205, but wires may be formed from the subst holes 1135 in the substrate 1105. The holes 1135 can have such as by initially etching the substrate 1200 to form wires distributions and dimensions described elsewhere herein. In along the width 1215 of the substrate 1200 distributions and dimensions described elsewhere herein. In along the width 1215 of the substrate 1200 that is less than some embodiments, the holes 1135 have lengths that are 10 50% of the width. some embodiments, the holes 1135 have lengths that are 10 50% of the width.

longer than the widths (or diameters) of the holes (i.e., the Metal Particle Deposition Methods

holes are anisotropic). The metallic particles 1 holes are anisotropic). The metallic particles 1130 can then be removed with the aid of an etchant to leave holes 1135 in be removed with the aid of an etchant to leave holes 1135 in by catalytically etching a substrate, such as silicon. The catalyst for facilitating the etching is provided by providing

features 1120. In some cases, the first metallic material can process that involves the reduction of metal ions in solution include one or more metals selected from chromium, molyb-coupled with the oxidation of the substra denum, tungsten, titanium and niobium. The photoresist 20 1100 can be removed to expose the substrate 1105. Next, an etching layer comprising a second metallic material can be context of FIGS. 9, 11 and 12.
deposited on the etch block layer and exposed portions of the In some embodiments, metal ions in a solution of water
substrate 1105. from gold, silver, platinum, chromium, molybdenum, tung- 25 sten, palladium, other metals (e.g., noble metals), or com-
binations thereof. The second metallic material can then be
deposition adjacent to the semiconductor. Metal atoms exposed to an oxidizing agent (e.g., O_3 , NO_2 , H_2O_2) and an deposit at locations at which the semi-
etchant (e.g., HF), which catalyzes the formation of cylin-
to the solution having the metal ions. ders (or rods) in the substrate 1105. Any first and second 30 In an example, a mask is provided adjacent to a silicon metallic material on the cylinders can then be removed, such substrate using a block copolymer pattern in a polystyrene as with the aid of a mechanical etching process (e.g., CMP), matrix. A pattern of holes is then defined in the mask by to leave cylinders (e.g., free-standing cylinders) formed removing PMMA that has phase separated from to leave cylinders (e.g., free-standing cylinders) formed from the substrate 1105 . In some situations, the bases of the from the substrate 1105. In some situations, the bases of the (see above). Each hole of the pattern of holes exposes a cylinders are attached to the substrate 1105.

tial portion of a substrate is used to form inclusions. In other which can result in metal atoms depositing on exposed
situations, inclusions are formed through a portion of a portions of the silicon substrate from solutio substrate, and the remainder of the substrate is removed. For 40 then be removed to provide a pattern of metal particles on example, inclusions can be formed through at most 1%, 2%, the silicon substrate, which metal parti example, inclusions can be formed through at most 1%, 2%, the silicon substrate, which metal particles can be used to 3%, 4%, 5%, 6%, 7%, 8%, 9%, 10%, 20%, 30%, 40%, 50%, 60%, catalyze the etching of the silicon substrate 3%, 4%, 5%, 6%, 7%, 8%, 9%, 10%, 20%, 30%, 40%, 50%, catalyze the etching of the silicon substrate to form inclu-
60%, 70%, 80%, 90%, or 99% of the width (i.e., direction sions (e.g., rods or holes). from one surface of the substrate to another, parallel sur-
face). This can permit inclusions to be formed in substrates 45 metallic particles on a semiconductor substrate, a layer of face). This can permit inclusions to be formed in substrates 45 of various widths without the need to set processing paramof various widths without the need to set processing param-
eters to form the inclusions through the entirety of the strate by a deposition technique (e.g., physical vapor depoeters to form the inclusions through the entirety of the strate by a deposition technique (e.g., physical vapor deposition). The layer of metallic strate by a deposition of the strate by a deposition. Chemical vapor deposi

in a portion of the substrate 1200. The holes 1205 extend $\overline{50}$ source (e.g., hot plate), which raises the temperature of the through a portion 1209 of the substrate 1200, as indicated by layer of metallic particles t through a portion 1209 of the substrate 1200, as indicated by layer of metallic particles to an elevated temperature, such the dashed lines. The holes 1205 extend along a direction as a temperature above 500° C., 60 that is parallel to a width 1215 of the substrate 1200. The 900° C., 1000° C., 1500° C., or higher. De-wetting the layer holes in the illustrated example extend through less than of metallic particles produ aid of any of the methods described above or elsewhere used to catalytically etch the semiconductor substrate to herein. For example, the holes 1205 can be formed by form inclusions. depositing metallic particles on the substrate 1200, and FIGS. 13A-13C schematically illustrate a process for exposing the metallic particles and the substrate 1200 to an catalytically etching a silicon substrate, in accor exposing the metallic particles and the substrate 1200 to an catalytically etching a silicon substrate, in accordance with oxidizing agent and an etchant to catalytically etch the 60 an embodiment of the present disclosure oxidizing agent and an etchant to catalytically etch the 60 an embodiment of the present disclosure. The illustrated substrate 1200. Exposure of the substrate 1200 and the process can be applied to various semiconductor ma metallic particles to the oxidizing agent and the chemical In FIG. 13A, an etching layer comprising silver as an etching
etchant can be timed such that etching is not through catalyst is deposited on a silicon substrate. T etchant can be timed such that etching is not through catalyst is deposited on a silicon substrate. The silicon substratially all of the substrate 1200.
substrate and the catalyst are exposed to an oxidizing agent,

etching process, such as chemical mechanical polishing

Alternatively, an etch block layer comprising a first metal- 15 an etching layer adjacent to a substrate. The etching layer
lic material can be deposited on the photoresist 1100 and
portions of the substrate 1105 that are cases, the metal particles can be deposited by a galvanic coupled with the oxidation of the substrate. Such an approach can be used with various methods and processes described herein, such as the method described in the context of FIGS. 9, 11 and 12.

> and an acid (e.g., hydrofluoric acid) can be reduced on a surface of a semiconductor (e.g., silicon surface), and the deposition adjacent to the semiconductor. Metal atoms deposit at locations at which the semiconductor is exposed

linders are attached to the substrate 1105. 35 portion of a surface of the silicon substrate. The exposed In some embodiments, inclusions, such as holes, are portions of the silicon substrate and the mask are then In some embodiments, inclusions, such as holes, are portions of the silicon substrate and the mask are then formed substantially through a substrate. That is, a substrane exposed to a solution having metal ions (e.g., Au i

sition, chemical vapor deposition). The layer of metallic
FIG. 12 shows a substrate 1200 having holes 1205 formed particles can then be de-wetted upon exposure to a heat FIG. 12 shows a substrate 1200 having holes 1205 formed particles can then be de-wetted upon exposure to a heat in a portion of the substrate 1200. The holes 1205 extend so source (e.g., hot plate), which raises the temper

Once the holes 1205 are formed, a portion 1210 of the 65 such as hydrogen peroxide (H_2O_2) , to form silicon dioxide, substrate 1205 that does not have the holes 1205 can be which is then contact with a chemical etchant, hydrofluoric acid (HF), to remove the silicon dioxide (FIG.

13B). Further exposure of the silicon substrate and the FIG. 15 schematically illustrates a process for catalyticatalyst to the oxidizing agent and the chemical etchant cally transferring a pattern to a substrate 1501, in forms an array of holes in the silicon substrate, as shown in with an embodiment of the present disclosure. In a first step, FIG. 13C. In some situations, the silicon substrate and the a first layer 1502 of particles havin catalyst are simultaneously contacted with the oxidizing 5 agent and the chemical etchant, while in other situations the agent and the chemical etchant, while in other situations the herein, such as, e.g., by forming a mask with a pattern of silicon substrate and the catalyst are alternately and sequen-holes, depositing the first layer 1502

pattern of holes or rods (e.g., wires) in a substrate, such as a semiconductor, insulating or metallic substrate. The pattern can include domains that are substantially periodic. In some cases, the pattern includes domains that are substansome cases, the pattern includes domains that are substan-
tially non-periodic.
15 is then deposited on the first layer 1502, as described

cally transferring a pattern to a substrate 1401, in accordance be different from the material of the first layer 1502. The with an embodiment of the present disclosure. The substrate metallic material of the second layer with an embodiment of the present disclosure. The substrate metallic material of the second layer 1503 can include one
1401 can be formed of one or more semiconductor materials. or more of gold, silver, platinum, palladium The pattern is characterized by the distribution of particles 20 1402 of a metallic material on the substrate 1401. The 1402 of a metallic material on the substrate 1401. The exposed to a chemical etchant and an oxidizing agent. With metallic material can include one or more of gold, silver, the first layer serving as a mask (or etch block metallic material can include one or more of gold, silver, the first layer serving as a mask (or etch block layer), the platinum, chromium, molybdenum, tungsten, palladium and metallic material of the second layer 1503 etc other noble metals, and any combinations or alloys thereof. the substrate 1501 that are in contact with the second layer
The particles 1402 can be formed as described elsewhere 25 1503. Portions of the substrate 1501 that The particles 1402 can be formed as described elsewhere 25 herein, such as, e.g., by forming a mask with a pattern of herein, such as, e.g., by forming a mask with a pattern of the first layer 1502 may not be etched. This provides a holes (e.g., nanoboles), depositing the metallic and remov-
pattern of wires (e.g., nanowires) 1504 in the ing the mask. The particles 1402 can be disposed directly on The material comprising the first layer 1502 and second the substrate 1401, or, alternatively, on one or more inter-
layer 1503 may then be removed, such as with vening layers on the substrate 1401 , such as an oxide layer . 30 etching chemistry that is selective to the metallic materials The metallic particles 1402 and the substrate 1401 are then and not the material comprising the substrate 1501.
exposed to a chemical etchant and an oxidizing agent to The pattern of wires 1504 may have a pitch 1505 that i exposed to a chemical etchant and an oxidizing agent to anisotropically etch the substrate 1401 to provide a pattern anisotropically etch the substrate 1401 to provide a pattern less than or equal to about 5000 nanometers (nm), or 1000 of holes 1403 in the substrate 1401. The particles 1402 can mm, or 500 nm, or 400 nm, or 300 nm, or 200 then be removed, such as with the aid of an etching 35 or 50 nm, or 40 nm, or 30 nm, or 20 nm, or 15 nm, or 10 nm, chemistry that is selective to the metallic material. The holes or 5 nm, or less. Exposed surfaces of each 1403 can then be formed with a secondary material, such as may have a roughness, as measured by transmission electron a semiconductor or dielectric material, to form inclusions. microscopy (TEM), between about 0.5 nm and 5

to-center spacing between adjacent holes) 1404 that is less 40 At least a fraction of the metallic material from the first than or equal to about 5000 nanometers (nm), or 1000 nm, layer 1502 and/or the second layer 1503 ma than or equal to about 5000 nanometers (nm), or 1000 nm, layer 1502 and/or the second layer 1503 may be deposited or 500 nm, or 400 nm, or 300 nm, or 200 nm, or 100 nm, or on the exposed surfaces of the wires 1504. This ma or 500 nm, or 400 nm, or 300 nm, or 200 nm, or 100 nm, or on the exposed surfaces of the wires 1504. This may be the 50 nm, or 30 nm, or 20 nm, or 15 nm, or 10 nm, case if, for example, a residual amount of one or both of 50 nm, or 40 nm, or 30 nm, or 20 nm, or 15 nm, or 10 nm, case if, for example, a residual amount of one or both of the or 5 nm, or less. Exposed surfaces of each of the holes 1403 metallic materials remains on the exposed can have a roughness, as measured by transmission electron 45 microscopy (TEM), between about 0.5 nm and 50 nm, or 1 microscopy (TEM), between about 0.5 nm and 50 nm, or 1 second layer 1503. In some cases, the fraction of metallic nm and 20 nm, or 1 nm and 10 nm.

At least a fraction of the metallic material from the taken against the number of surface atoms on the exposed
particles 1402 can be deposited on the exposed surfaces of surfaces, is at least about 0.000001%, 0.00001%, 0.0 residual amount of the metallic materials remain after measured by XPS. In other cases, however, the fraction of removal of the particles 1402. In some cases, the fraction of metallic material adsorbed on the exposed surfa metallic material adsorbed on the exposed surfaces of the wires 1504, taken against the number of surface atoms on holes 1403, taken against the number of surface atoms on the exposed surfaces, is at most about 0.000001%, exposed surfaces, is at least about 0.000001%, 0.00001%, 55 0.00001%, 0.0001%, 0.001%, 0.01%, 0.1%, 1%, 5%, 10%, 0.0001%, 0.0001%, 0.01%, 0.1%, 1%, 5%, 10%, 0.0001%, 0.001%, 0.01%, 0.1%, 1%, 5%, 10%, 15%, or 15%, 20%, or 2 (XPS). In other cases, however, the fraction of metallic faces of the wires 1504, taken against the number of surface material adsorbed on the exposed surfaces of the holes 1403, atoms on the exposed surfaces, is between material adsorbed on the exposed surfaces of the holes 1403 , atoms on the exposed surfaces, is between about 0.000001% taken against the number of surface atoms on the exposed 60 and 25%, as measured by XPS. surfaces, is at most about 0.000001% , 0.00001% , 0.0001% , A hole or wire of the disclosure may have a surface 0.001% , 0.01% , 1% , 5% , 10% , 15% , 20% , or 25% , as roughness that is suitable for 0.001%, 0.01%, 0.1%, 1%, 5%, 10%, 15%, 20%, or 25%, as roughness that is suitable for optimized thermoelectric measured by XPS. In some situations, the fraction of metal-
device performance. In some cases, the root mean sq measured by XPS. In some situations, the fraction of metal-
lic material adsorbed on exposed surfaces of the holes 1403, roughness of a hole or wire is between about 0.1 nm and 50 lic material adsorbed on exposed surfaces of the holes 1403, roughness of a hole or wire is between about 0.1 nm and 50 taken against the number of surface atoms on the exposed 65 nm, or 1 nm and 20 nm, or 1 nm and 10 nm. surfaces, is between about 0.000001% and 25%, as mea-

(TEM) or other surface analytical technique, such as atomic

(TEM) or other surface analytical technique, such as atomic

24

tially contacted with the oxidizing agent and the chemical The first layer 1502 can include a plurality of particles. The etchant. etchant. material of the first layer 1502 can include one or more of
The process of FIGS. 13A-13C can be used to form a 10 chromium, molybdenum and tungsten. The particles of the
pattern of holes or rods (e.g., wires) in a **1501**, or, alternatively, on one or more intervening layers on the substrate 1501 , such as an oxide layer (e.g., a native Ity non-periodic.
FIG. 14 schematically illustrates a process for catalyti-
EIG. 14 schematically illustrates a process for catalyti-
elsewhere herein. The material of the second layer 1503 may or more of gold, silver, platinum, palladium and other noble metals. Next, the first laver 1502 and second laver 1503 are metallic material of the second layer 1503 etches portions of layer 1503 may then be removed, such as with the aid of an

semiconductor or dielectric material, to form inclusions. microscopy (TEM), between about 0.5 nm and 50 nm, or 1
The pattern of holes 1403 can have a pitch (e.g., center- mm and 20 nm, or 1 nm and 10 nm.

metallic materials remains on the exposed surfaces of the wires 1504 after removal of the first layer 1502 and the metallic material adsorbed on the exposed surfaces of the wires 1504, taken against the number of surface atoms on

(TEM) or other surface analytical technique, such as atomic

force microscopy (AFM) or scanning tunneling microscopy (STM). The surface roughness may be characterized by a (STM). The surface roughness may be characterized by a 1630 can include one or more computer servers, which can enable distributed computing, such as cloud computing. The

a layer of an oxide, such as a semiconductor oxide, metal 5
oxide, or a semiconductor and metal oxide. In some cases, oxide, or a semiconductor and metal oxide. In some cases, enable devices coupled to the system 1601 to behave as a the oxide is a native oxide, such as a native oxide or silicon client or a server.

the disclosure may be selected to control the thermal con- 10 disclosure. The processing system 1635 can be configured to ductivity and thermoelectric power of a thermoelectric implement various operations to form holes or ductivity and thermoelectric power of a thermoelectric implement various operations to form holes or wires in a device having the thermoelectric elements. The thermal substrate 1640 in the processing system 1635, such dire conductivity and the thermoelectric power may be con-
trolled substantially independently of the electrical conduc-
twhen appropriate, to form holes in, or wires from, the
tivity of the thermoelectric elements by controlli tivity of the thermoelectric elements by controlling dimen-15 substrate. The processing system 1635 can be in communisions and doping, respectively, of the thermoelectric cation with the system 1601 through the network 163 elements. As an example, the doping p-type or n-type doping direct (e.g., wired, wireless) connection. In an example, the concentration of thermoelectric elements comprising holes processing system 1635 is a vacuum chamber concentration of thermoelectric elements comprising holes processing system 1635 is a vacuum chamber. In another or wires may be controlled independently of the dimensions example, the processing system 1635 is a dry box. (e.g., length, hole or wire diameters) of the thermoelectric 20 Methods as described herein can be implemented by way elements. Various approaches for controlling thermal con-
different of machine (or computer processor) e ductivity and thermoelectric power of semiconductor nanowires are described in U.S. Patent Publication No. nanowires are described in U.S. Patent Publication No. system 1601, such as, for example, on the memory 1610 or 2009/0020148 ("METHODS AND DEVICES FOR CON- electronic storage unit 1615. During use, the code can be TROLLING THERMAL CONDUCTIVITY AND THER- 25 MOELECTRIC POWER OF SEMICONDUCTOR MOELECTRIC POWER OF SEMICONDUCTOR can be retrieved from the storage unit 1615 and stored on the NANOWIRES"), which is entirely incorporated herein by memory 1610 for ready access by the processor 1605. In NANOWIRES"), which is entirely incorporated herein by memory 1610 for ready access by the processor 1605. In reference.

pressure, ambient pressure or high pressure. In some cases, The code can be pre-compiled and configured for use with thermoelectric elements are formed at low pressure, such as a machine have a processer adapted to execute thermoelectric elements are formed at low pressure, such as a machine have a processer adapted to execute the code, or using a vacuum chamber. In other cases, thermoelectric can be compiled during runtime. The code can be using a vacuum chamber. In other cases, thermoelectric can be compiled during runtime. The code can be supplied elements are formed in air. Alternatively, thermoelectric in a programming language that can be selected to en elements can be formed in an inert gas (e.g., N_2 , Ar, He) 35 code to execute in a pre-compiled or as-compiled fashion.
Aspects of the systems and methods provided herein, such as the system 1601, can be embodied in pro

executable code implementing the methods provided herein, 40 of machine (or processor) executable code and/or associated and one or more processors for executing the machine-
data that is carried on or embodied in a type o and one or more processors for executing the machine-executable code.

formation of thermoelectric devices of the disclosure. The 45 disk. "Storage" type media can include any or all of the system 1601 can be programmed or otherwise configured to tangible memory of the computers, processors o system 1601 can be programmed or otherwise configured to implement methods described herein. The system 1601 implement methods described herein. The system 1601 associated modules thereof, such as various semiconductor includes a central processing unit (CPU, also "processor" memories, tape drives, disk drives and the like, which includes a central processing unit (CPU, also "processor" memories, tape drives, disk drives and the like, which may and "computer processor" herein) 1605, which can be a provide non-transitory storage at any time for the single core or multi core processor, or a plurality of processors for parallel processing. The system 1601 also includes memory 1610 (e.g., random-access memory, read-only memory, flash memory), electronic storage unit 1615 (e.g., memory, flash memory), electronic storage unit 1615 (e.g., example, may enable loading of the software from one hard disk), communications interface 1620 (e.g., network computer or processor into another, for example, from adapter) for communicating with one or more other systems, 55 and peripheral devices 1625, such as cache, other memory, and peripheral devices 1625, such as cache, other memory, platform of an application server. Thus, another type of data storage and/or electronic display adapters. The memory media that may bear the software elements inclu 1610, storage unit 1615, interface 1620 and peripheral electrical and electromagnetic waves, such as used across devices 1625 are in communication with the CPU 1605 physical interfaces between local devices, through wired through a communications bus (solid lines), such as a 60 motherboard. The storage unit 1615 can be a data storage motherboard. The storage unit 1615 can be a data storage physical elements that carry such waves, such as wired or unit (or data repository) for storing data. The system 1601 is wireless links, optical links or the like, a unit (or data repository) for storing data. The system 1601 is wireless links, optical links or the like, also may be consid-
operatively coupled to a computer network ("network") ered as media bearing the software. As use operatively coupled to a computer network ("network") ered as media bearing the software. As used herein, unless
1630 with the aid of the communications interface 1620. The restricted to non-transitory, tangible "storage" 1630 with the aid of the communications interface 1620. The restricted to non-transitory, tangible "storage" media, terms network 1630 can be the Internet, an internet and/or 65 such as computer or machine "readable medi network 1630 can be the Internet, an internet and/or 65 such as computer or machine "readable medium" refer to extranet, or an intranet and/or extranet that is in communi-
any medium that participates in providing instruct cation with the Internet. The network 1630 in some cases is

 26 a telecommunication and/or data network. The network enable distributed computing, such as cloud computing. The enable distributed computing, such as cloud computing. The Exposed surfaces of holes or wires may be covered with network 1630 in some cases, with the aid of the system layer of an oxide, such as a semiconductor oxide, metal 5 1601, can implement a peer-to-peer network, which may

(e.g., $SiO₂$). The system 1601 is in communication with a processing
The doping configuration of thermoelectric elements of system 1605 for forming thermoelectric devices of the system 1635 for forming thermoelectric devices of the

electronic storage unit 1615. During use, the code can be executed by the processor 1605. In some examples, the code ference.

Some situations, the electronic storage unit 1615 can be

Methods described herein can be implemented using precluded, and machine-executable instructions are stored Methods described herein can be implemented using precluded, and machine-executable instructions are stored systems at ultrahigh vacuum, high vacuum, vacuum, low 30 on memory 1610.

in a programming language that can be selected to enable the

Methods described herein can be automated with the aid Various aspects of the technology may be thought of as of computer systems having storage locations with machine-
"products" or "articles of manufacture" typically in "products" or " articles of manufacture" typically in the form
of machine (or processor) executable code and/or associated executable code.

FIG. 16 shows a computer system (also "system" herein) on an electronic storage unit, such memory (e.g., read-only FIG. 16 shows a computer system (also "system" herein) on an electronic storage unit, such memory (e.g., read-only 1601 programmed or otherwise configured to facilitate the memory, random-access memory, flash memory) or a memory, random-access memory, flash memory) or a hard disk. "Storage" type media can include any or all of the provide non-transitory storage at any time for the software
programming. All or portions of the software may at times be communicated through the Internet or various other telecommunication networks. Such communications, for computer or processor into another, for example, from a management server or host computer into the computer physical interfaces between local devices, through wired and optical landline networks and over various air-links. The any medium that participates in providing instructions to a processor for execution.

executable code, may take many forms, including but not meant to be construed in a limiting sense. Furthermore, it limited to, a tangible storage medium, a carrier wave shall be understood that all aspects of the invention limited to, a tangible storage medium, a carrier wave shall be understood that all aspects of the invention(s) are medium or physical transmission medium. Non-volatile not limited to the specific depictions, configurations storage media include, for example, optical or magnetic \bar{s} disks, such as any of the storage devices in any computer(s) disks, such as any of the storage devices in any computer(s) variety of conditions and variables. Various modifications in or the like, such as may be used to implement the databases, form and detail of the embodiments of or the like, such as may be used to implement the databases, form and detail of the embodiments of the invention(s) will etc. shown in the drawings. Volatile storage media include be apparent to a person skilled in the art dynamic memory, such as main memory of such a computer contemplated that the invention(s) shall als platform. Tangible transmission media include coaxial 10 modifications, variations and equivalents. platform cables; copper wire and fiber optics, including the wires that
comprise a bus within a computer system. Carrier-wave What is claimed is: comprise a bus within a computer system. Carrier-wave transmission media may take the form of electric or electromagnetic signals, or acoustic or light waves such as those prising:
generated during radio frequency (RF) and infrared (IR) data 15 (a) providing a mask adjacent to a substrate, said mask generated during radio frequency (RF) and infrared (IR) data 15 (a) providing a mask adjacent to a communications. Common forms of computer-readable comprising a polymeric mixture; communications. Common forms of computer-readable comprising a polymeric mixture;
media therefore include for example: a floppy disk, a flexible (b) bringing a template having a first pattern comprising media therefore include for example: a floppy disk, a flexible (b) bringing a template having a first pattern comprising disk, hard disk, magnetic tape, any other magnetic medium, rods in contact with said mask to define a disk, hard disk, magnetic tape, any other magnetic medium, rods in contact with said mask to define a second a CD-ROM, DVD or DVD-ROM, any other optical pattern in said mask, wherein said second pattern medium, punch cards paper tape, any other physical storage 20 exposes portions of said substrate through said mask; medium with patterns of holes, a RAM, a ROM, a PROM (c) depositing an etch block layer on said portions of medium with patterns of holes, a RAM, a ROM, a PROM (c) depositing an etch block layer on said portions of said and EPROM, a FLASH-EPROM, any other memory chip or substrate exposed through said mask, wherein said etch and EPROM, a FLASH-EPROM, any other memory chip or substrate exposed through said mask, wherein said etch cartridge, a carrier wave transporting data or instructions, block layer comprises a first metallic material, and cartridge, a carrier wave transporting data or instructions, block layer comprise cables or links transporting such a carrier wave, or any other removing said mask; cables or links transporting such a carrier wave, or any other removing said mask;
medium from which a computer may read programming 25 (d) subsequent to removing said mask, depositing an medium from which a computer may read programming 25 code and/or data. Many of these forms of computer readable etching layer adjacent to said substrate, wherein said media may be involved in carrying one or more sequences etching layer comprises metallic particles comprisin

reference to semiconductor substrates, methods described 30 above may be employed for use with other types of substrates, such as substrates formed of metallic or insulating (dielectric) materials.

Unless the context clearly requires otherwise, throughout substrate to form holes in said substrate to form holes in said substrate dement.

ing said thermoelectric element. prising,' and the like are to be construed in an inclusive sense **2.** The method of claim 1, wherein, in (d), said etching as opposed to an exclusive or exhaustive sense; that is to say, layer is deposited on said etch blo as opposed to an exclusive or exhaustive sense; that is to say, layer is deposited on said etch block layer and adjacent to in a sense of 'including, but not limited to.' Words using the said substrate, wherein said etch b in a sense of 'including, but not limited to.' Words using the said substrate, wherein said etch block layer comprises a singular or plural number also include the plural or singular material that reduces an etch rate of p singular or plural number also include the plural or singular material that reduces an etch rate of portions of said sub-
number respectively. Additionally, the words 'herein,' 'here- 40 strate that are adjacent to said et under, 'above, 'below,' and words of similar import refer to **3**. The method of claim 1, wherein, subsequent to (c), said this application as a whole and not to any particular portions mask is removed, and wherein removal of this application. When the word 'or' is used in reference portions of said substrate.

to a list of two or more items, that word covers all of the **4**. The method of claim 1, wherein an individual hole has to a list of two or more items, that word covers all of the 45 a surface with a metal content of at least about 0.000001%. list, all of the items in the list and any combination of the 5. The method of claim 1, wherein said holes have an items in the list.

methods, such as devices, systems and/or methods described 50 7. The method of claim 1, wherein in (e) said metallic
in U.S. Pat. No. 7,309,830 to Zhang et al., U.S. Patent particles are exposed to an oxidizing agent and a in U.S. Pat. No. 7,309,830 to Zhang et al., U.S. Patent particles are exposed to an oxidizing agent and a chemical
Publication No. 2006/0032526 to Fukutani et al. U.S. Patent etchant. Publication No. 2009/0020148 to Boukai et al., and U.S. 8. The method of claim 7, wherein said metallic particles patent application Ser. No. 13/550,424 to Boukai et al. are exposed to said oxidizing agent and said chemica

particular implementations have been illustrated and 10 . The method of claim 7, wherein exposure of said described, various modifications may be made thereto and 60 metallic particles to said oxidizing agent and said described, various modifications may be made thereto and 60 metallic particles to said oxidizing agent and said chemical are contemplated herein. An embodiment of one aspect of etchant is timed such that said etching is no are contemplated herein. An embodiment of one aspect of etchant is timed such that said etching is not through the disclosure may be combined with or modified by an substantially all of said substrate. embodiment of another aspect of the disclosure. It is not 11 . The method of claim 1, wherein in (e) said substrate intended that the invention(s) be limited by the specific is exposed to an oxidizing agent and a chemica examples provided within the specification. While the 65 12. The method of claim 11, wherein said substrate is invention(s) has (or have) been described with reference to exposed to said oxidizing agent and said chemica the aforementioned specification, the descriptions and illus-

Hence, a machine readable medium, such as computer-
executable code, may take many forms, including but not meant to be construed in a limiting sense. Furthermore, it mot limited to the specific depictions, configurations or relative proportions set forth herein which depend upon a be apparent to a person skilled in the art. It is therefore contemplated that the invention(s) shall also cover any such

1. A method for forming a thermoelectric element, comprising:

-
-
-
- media may be involved in carrying one or more sequences etching layer comprises metallic particles comprising a
of one or more instructions to a processor for execution.
Second metallic material configured to catalytically of one or more instructions to a processor for execution . second metallic material configured to catalytically While various embodiments described herein have made etch said substrate, wherein said first metallic material ference to semiconductor substrates, methods described 30 is configured to limit or prevent etching of said sub strate that is facilitated by said second metallic material: and
	- (e) using said metallic particles to catalytically etch said substrate to form holes in said substrate, thereby form-

mask is removed, and wherein removal of said mask exposes portions of said substrate.

Devices, systems and methods provided herein may be 6. The method of claim 1, wherein said holes have an combined with or modified by other devices, systems and aspect ratio of at least about 1000:1.

METHODS"), each of which is entirely incorporated herein **9**. The method of claim 7, wherein said metallic particles by reference.
It should be understood from the foregoing that, while etchant sequentially.

exposed to said oxidizing agent and said chemical etchant simultaneously.

13. The method of claim 1, wherein said first metallic material comprises one or more metals selected from the group consisting of chromium, molybdenum, tungsten, titanium and niobium.

14. The method of claim 1, wherein said substrate is a 5 semiconductor substrate.

15. The method of claim 1, wherein said holes have an aspect ratio of at least about 5000:1.

16. The method of claim 1, wherein said holes have an aspect ratio of at least about $10,000$: 1. 10

17. The method of claim 1, wherein said metallic particles are deposited on said substrate by physical vapor deposition.

18. The method of claim 1, wherein said metallic particles are nanoparticles . 19 . The method of claim 1, wherein a root mean square 15

roughness of a given one of said holes is between about 0.1 nm and 50 nm determined by transmission electron microscopy (TEM).

 20 . The method of claim 19, wherein said root mean square roughness of one of said holes is between about 1 nm 20 and 20 nm determined by TEM.
 $* * * * * * *$