(12) UK Patent Application (19) GB (11) 2 243 233 (13) A

(43) Date of A publication 23.10.1991

(21) Application No 9107165.4

(22) Date of filing 05.04.1991

(30) Priority data
(31) 9007790 (32) 06.04.1990 (33) GB

(51) INT CL[5]
G11C 8/00

(52) UK CL (Edition K)
G4C C80

(56) Documents cited
US 4857763 A US 4692638 A US 4583157 A

(58) Field of search
UK CL (Edition K) G4C C11DX C80
INT CL[5] G11C 8/00 11/407
Online database: WPI.

(71) Applicant
Mosaid Inc

(Incorporated in Canada - Ontario)

P O Box 13579, Kanata, Ontario, Canada

(72) Inventor
Valerie Lee Lines

(74) Agent and/or Address for Service
Stephenson Harwood
One, St. Paul's Churchyard, London, EC4M 8SH,
United Kingdom

(54) **DRAM word line driver**

(57) To allow charge stored on capacitors 4 full access to voltages (up to V_{dd}) on bit lines 2, word line 1 must be raised to a voltage $V_{dd} + V_{th}$ (the threshold voltage of access transistors 3). A higher potential V_{pp} above $V_{dd} + V_{th}$, but not so high as to damage any component of the memory is provided which may be connected to word line 1 via P channel FET 14A in response to decoded 5 address signals. A level shifter 6 converts the high voltage level, V_{dd}, of the decoder output to that of the higher potential V_{pp} to drive FET 14A.



FIG. 1

At least one drawing originally filed was informal and the print reproduced here is taken from a later filed formal copy.

GB 2 243 233 A



FIG. 1

DYNAMIC MEMORY WORD LINE DRIVER SCHEME

FIELD OF THE INVENTION:

This invention relates to CMOS dynamic random access memories (DRAMs), and particularly to word line drivers.

5 BACKGROUND TO THE INVENTION:

Dynamic random access memories are generally formed of a matrix of bit lines and word lines with memory cells located adjacent the intersections of the bit lines and word lines. The
10 memory cells are enabled to provide their stored bits to the bit lines or to permit a write operation by signals carried on the word lines.

Each memory cell is typically formed of a bit storage capacitor connected to a reference
15 voltage and through the source-drain circuit of an "access" field effect transistor to an associated bit line. The gate of the field effect transistor is connected to the word line. A logic signal carried by the word line enables the transistor, thus
20 allowing charge to flow through the source-drain circuit of the transistor to the capacitor, or allowing charge stored on the capacitor to pass through the source-drain circuit of the access transistor to the bit line.
25 In order for the logic level V_{dd} potential from the bit line to be stored on the capacitor, the word line must be driven to a voltage above $V_{dd}+V_{tn}$, where V_{tn} is the threshold voltage of the access transistor including the effects of back
30 bias.

During the early days of DRAM design, NMOS type FETs, that is, N-channel devices were used exclusively. In order to pass a $V_{dd} + V_{tn}$ level signal to the selected word line, the gate of the
35 pass transistor had to be driven to at least $V_{dd}+2V_{tn}$. Furthermore, to allow sufficient drive to achieve a voltage greater than $V_{dd}+V_{tn}$ on the word line within a

reasonable length of time in order to facilitate a relatively fast memory, the gate of the pass transistor is driven to a significantly higher voltage. In such devices, the word line driving signal utilized capacitors in a well-known double-boot strap circuit.

In the above circuit, the boot strapping voltage circuit is designed to exceed the voltage $V_{dd}+2V_{tn}$, in order to ensure that temperature, power supply, and process variations would never allow the pass transistor driving voltage to fall below $V_{dd}+2V_{tn}$.

However, it has been found that in small geometry VLSI memories, the high voltages provided by the boot-strap circuits can exceed the tolerable voltages in the memory, thus adversely affecting reliability.

SUMMARY OF THE INVENTION:

The present invention is a circuit which accurately controls the word line (pass transistor gate) driving voltage to a voltage which is both controlled and is not significantly greater than is needed to drive the word line. The elements of the present invention eliminate the need for a double-boot-strapping circuit, and ensure that no voltages exceed that necessary to fully turn on a memory cell access transistor. Accordingly, voltages in excess of that which would reduce reliability are avoided, and accurate driving voltages are obtained.

According to an embodiment of the invention a dynamic random access memory (DRAM) is comprised of word lines, memory cells having enable inputs connected to the word lines, apparatus for receiving word line selecting signals at first logic levels V_{ss} and V_{dd}, and for providing a select signal at levels V_{ss} and V_{dd}, a high voltage supply source V_{pp} which is higher in voltage than V_{dd}, a circuit for

translating the select signals at levels V_{ss} and V_{dd} to levels V_{ss} and V_{pp} and for applying it directly to the word lines for application to the enable inputs whereby an above V_{dd} voltage level word line is
5 achieved without the use of double boot-strap circuits.

According to another embodiment, a dynamic random access memory (DRAM) is comprised of bit lines and word lines, memory cells connected to
10 the bit lines and word lines, each memory cell being comprised of an access field effect transistor (FET) having its source-drain circuit connected between a bit line and a bit charge storage capacitor, the access field effect transistor having a gate
15 connected to a corresponding word line; a high supply voltage source V_{pp}; a circuit for selecting the word line and a circuit having an input driven by the selecting apparatus for applying the V_{pp} supply voltage to the word line.

20 BRIEF INTRODUCTION TO THE DRAWINGS:

A better understanding of the invention will be obtained by reference to the detailed description below, in conjunction with the following drawings, in which:

25 Figure 1 is a schematic diagram of the invention.

DESCRIPTION OF A PREFERRED EMBODIMENT OF THE INVENTION:

Turning now to Figure 1, a CMOS DRAM is
30 comprised of word lines, represented by word line 1 and bit lines, represented by bit lines 2A, 2B, etc. Access transistors 3A, 3B have their gates connected to the word line; their sources are connected to bit charge storing capacitors 4A, 4B, etc. which are also
35 connected to ground. The drains of access transistors 3A, 3B, etc. are connected to the bit lines 2A, 2B, etc.

With the application of a logic signal of $V_{dd}+V_{tn}$ to the gate of transistor 3A, 3B, etc., V_{dd} level on the bit line 2A, 2B, etc. is fully transferred to the associated capacitor 4A, 4B, etc. during the writing cycle. In the prior art it was necessary to apply a voltage greater than $V_{dd}+2V_{tn}$ to the gate of an N-channel pass transistor in order to ensure that a voltage in excess of $V_{dd}+V_{tn}$ would be available at the gates of transistors 3A, 3B, etc.

The combination of a bit storing charge capacitor, e.g. 4A, with an associated access transistor, e.g. 3A, forms a memory cell in prior art DRAMs.

The word line is selected by means of addresses A_{ij} applied to the inputs of a NAND gate 5. In the prior art a double boot-strap circuit was connected between the output of NAND gate 5 and the word line.

In accordance with the present invention a voltage V_{pp} which is higher than the logic level $V_{dd}+V_{tn}$ is utilized. A level shifter 6 is formed of a pair of cross coupled P-channel transistors 7A and 7B. The sources of transistors 7A and 7B are connected to the voltage source V_{pp}. The level shifter defines a first and a second control node, respectively 8A and 8B.

The output of NAND gate 5 is connected through an inverter 9 to the gate of an N-channel FET 10. FET 10 has its source connected to ground and its drain connected to control node 8A.

The output of NAND gate 5 is connected to the gate of an N-channel FET 11, which has its source connected to ground and its drain connected to control node 8B. A third N-channel FET 12 has its source connected to ground, its drain connected to the drain of transistor 11, and its gate to control node 8A.

Control node 8A (or a buffered version of control node 8A) is applied to the gate of pass transistor 14A and pull down transistor 13A. The source of pass transistor 14A is connected to V_{pp} or to a secondary decoder output which provides a V_{ss} or V_{pp} level output; its drain to word line 1. The source of pull down transistor 13A is connected to ground; the drain is connected to word line 1.

In operation, assume that the word line 1 has not been selected. At least one address input of NAND gate 5 is low, causing the output of NAND gate 5 to be high, and the output of inverter 9 to be low. Transistor 11 is enabled, pulling node 8B to ground. Transistor 10 is disabled, allowing transistor 7A to charge node 8A to V_{pp}. Transistor 12 is thus enabled ensuring that node 8A is pulled high. The V_{pp} level node 8A disables the pass device 14A and enables pull down transistor 13A so that word line 1 is held at ground. Thus transistors 3A and 3B are not enabled and are not conducting. The charge stored on capacitors 4A and 4B are thus maintained, and are not read to the bit lines.

Assume now that word line 1 is selected. Logic high level address signals at the voltage level V_{dd} are applied to the inputs of NAND gate 5. The output of the NAND gate thus goes to low level. The output of inverter 9 changes to high level, transistor 10 is enabled, and pulls node 8A toward ground. This causes transistor 7B to be enabled, and pull node 8B toward V_{pp}. This causes transistor 7A to be disabled so that node 8A is pulled to ground, disabling transistor 12 and allowing transistor 7B to charge node 8B to V_{pp}. The ground level voltage on node 8A disables pull down transistor 13A, and enables the pass transistor 14A so that the word line 1 is driven to a V_{pp} level. The voltage on the word line is thus controlled, and depending on whether the

word line is selected or not, it switches between ground and V_{pp}. With the voltage V_{pp} being controlled to $V_{dd}+V_{tn}$, the voltage at the gates of the cell access transistors 3A and 3B is certain to be $V_{dd}+V_{tn}$.
5 However the voltage V_{pp} is selected to be less than a voltage that would be in excess of that which would deteriorate reliability of the DRAM.

A person understanding this invention may now conceive of alternative structures and
10 embodiments or variations of the above. All of those which fall within the scope of the claims appended hereto are considered to be part of the present invention.

CLAIMS

1. A dynamic random access memory (DRAM) comprising bit lines and word lines, memory cells connected to the bit lines and word lines, each memory cell being comprised of an access field effect
5 transistor (FET) having its source-drain circuit connected between a bit line and a bit charge storage capacitor, the field effect transistor having a gate connected to a corresponding word line; a high V_{pp} supply voltage source which is in excess of high
10 logic level voltage V_{dd} plus one transistor threshold voltages but less than a transistor damaging voltage; means for selecting the word line and means having an input driven by the selecting means for applying the V_{pp} supply voltage level to the word line through the
15 source-drain circuit of an FET.

2. A DRAM as defined in claim 1 in which said selecting means is comprised of means for receiving V_{dd} level logic inputs and for providing an output to said applying means at V_{pp} logic levels, the level V_{pp}
5 being higher than the supply voltage V_{dd}.

3. A DRAM as defined in claim 2 in which the applying means is comprised of a level shifter connected to said high supply voltage source having an output connected to the gate of a pass transistor
5 whose source is connected to said high supply voltage source, said word line and latch driving means being connected between the latch and ground, the latch driving means being connected to the output of the selecting means.

10

4. A DRAM as defined in claim 3 in which the level shifter is comprised of a pair of cross coupled P-channel FETs, the level shifter having a pair of control nodes and a power supply node, the power supply node being connected to said high supply voltage source, one of the control nodes forming said output, the level shifter driving means being comprised of an input connected to the output of the selecting means, an inverter having an input connected to said output of the selecting means, a pair of N-channel FETs each having source-drain circuits connected between a corresponding one of said control nodes and ground, the gate of one of said N-channel FETs which is connected to said one control node being connected to the output of said inverter, and the gate of the other N-channel FET being connected to said output of the selecting means.

5. A DRAM as defined in claim 1 in which said selecting means is comprised of a NAND gate.

6. A dynamic random access memory (DRAM) comprising:

(a) word lines,

(b) memory cells having enable inputs connected to said word lines,

(c) means for receiving word line decoding signals for providing a select signal at V_{dd} logic levels,

(d) a high voltage power supply source V_{pp} which is higher in voltage than V_{dd},

(e) means connected to said receiving means and said source V_{pp} for translating said select signals at said V_{dd} logic levels to said V_{pp} logic levels and for applying said V_{pp} logic levels directly

15 to said word lines for application to said enable inputs,

whereby a memory cell devoid of word line enable voltage boost capacitors is obtained.

7. A CMOS dynamic random access memory (DRAM) comprising:

(a) word lines,

(b) memory cells having enable inputs

5 connected to said word lines,

(c) a word line driver circuit for each word line, each word line driver comprising:

(i) a NAND gate for receiving word line address signals and for providing an active low

10 select output signal at V_{dd} logic levels,

(ii) an inverter having an input connected to receive said select output signal, and for providing an active high select output signal at V_{dd} logic levels,

15 (iii) a pair of N-channel field effect transistors (FETs) one having its gate connected to the output of the inverter the other connected to receive said select output signal, said transistors having their sources connected to ground (V_{ss}), a

20 third N-channel field effect transistor having its source connected to ground and its drain connected to the drain of said other field effect transistor,

(iv) a level shifter comprised of a pair of cross-coupled P-channel field effect transistors, the

25 sources of said P-channel transistors being connected to a voltage source V_{pp} which is higher than said logic level V_{dd}, the drain of one P-channel transistor being connected to the drain of said one N-channel transistor and to the gate of said third N-channel

30 transistor, the drain of said other P-channel transistor being connected to the drains of said other and said third N-channel transistor,

(v) a P-channel word line driver pass transistor having its source connected to V_{pp} or to a
35 secondary decoder output supplying V_{pp} logic levels, its drain connected to a word line and its gate connected to the drains of said other P-channel cross coupled transistors,

(vi) an N-channel word line pulldown
40 transistor having its source connected to V_{ss}, its drain connected to said word line, and its gate connected to the drain of said other P-channel cross coupled transistor,

(d) each memory cell being comprised of an
45 N-channel access transistor and a bit storage capacitor, the access transistor having its gate connected to an associated word line, a source connected to the bit charge storage capacitor, and a drain connected to a bit line, the other plate of the
50 bit storage capacitor being connected to a cell plate reference voltage.

8. A DRAM according to claim 1, 6 or 7 substantially as herein described with reference to and as shown in the accompanying drawing.

Published 1991 at The Patent Office. Concept House. Cardiff Road. Newport. Gwent NP9 1RH. Further copies may be obtained from Sales Branch. Unit 6. Nine Mile Point. Cwmfelinfach. Cross Keys. Newport. NP1 7HZ. Printed by Multiplex techniques ltd. St Mary Cray. Kent.