

(12) UK Patent Application (19) GB (11) 2 345 778 (13) A

(43) Date of A Publication 19.07.2000

(21) Application No 9930351.3
(22) Date of Filing 22.12.1999
(30) Priority Data
(31) 10366980 (32) 24.12.1998 (33) JP

(71) Applicant(s)
NEC Corporation
(Incorporated in Japan)
7-1 Shiba 5-chome, Minato-ku, Tokyo, Japan

(72) Inventor(s)
Junichi Yamada

(74) Agent and/or Address for Service
Mathys & Squire
100 Grays Inn Road, LONDON, WC1X 8AL,
United Kingdom

(51) INT CL⁷
G11C 11/22 7/06

(52) UK CL (Edition R)
G4C C706
H3B BAG B376 B400 B402 B488 B489 B501 B504


(56) Documents Cited
EP 0724265 A1 EP 0720171 A2 US 5517446 A
US 5455786 A US 4420822 A

(58) Field of Search
UK CL (Edition R) **G4C C706 , H3B BAG BAGA BCG**
INT CL⁷ **G11C 7/06 11/22**
ONLINE: EPODOC, JAPIO, WPI

(54) Abstract Title
Ferromagnetic memory device using a sense amplifier circuit

(57) A memory device having a sense amplifier circuit wherein the bit lines BL1, BL2 are precharged to a potential $V_{cc}/2$ and the plate line is set to a potential $V_{cc}/2$. Word lines WL1, WL2 are set to a the high potential so as to sustain the connection node of one terminal of the ferroelectric capacitance and source terminal of cell transistors TC11, TC12 are set to a potential $V_{cc}/2$. Following this all lines except the word line WL1 to be selected are set to the ground potential. The sense amplifier enable signal SAN is set to ground potential which puts NMOS transistors MN1, MN2 into conduction. The charge in a bit line capacitance and a ferroelectric capacitance is discharged to the ground potential, thus a signal voltage, which can be detected by a sense amplifier SA, is generated on the two bit lines BL1, BL2 and the signal voltage can be amplified by turning on PMOS transistors MP1, MP2. This arrangement improves the operation speed and power consumption of a ferroelectric memory device.

FIG. 7



GB 2 345 778 A

FIG. 1
(PRIOR ART)




FIG. 2
(PRIOR ART)




FIG. 3 (PRIOR ART)




FIG. 4 (PRIOR ART)




FIG. 5
(PRIOR ART)




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17





FIG. 19



SENSE AMPLIFIER CIRCUIT, MEMORY DEVICE USING THE CIRCUIT
AND METHOD FOR READING THE MEMORY DEVICE

BACKGROUND OF THE INVENTION

5 Field of the Invention

The present invention relates to a sense amplifier circuit, a memory device using the circuit, and a method for reading the memory device. More specifically, the present invention relates to a method for reading a
10 ferroelectric memory device made of a ferroelectric material.

Description of the Related Art

Conventionally, a ferroelectric capacitance has a hysteresis between an applied voltage and polarization.
15 Therefore, a ferroelectric memory device can sustain data by maintaining polarization even if the applied voltage becomes zero after writing data by applying a voltage to the ferroelectric capacitance. This characteristic is used for making up a nonvolatile ferroelectric memory device.

20 When reading data out of the nonvolatile ferroelectric memory device, a sense amplifier having a differential voltage input determines the state 0 or 1 of data memorized in the memory cell. Therefore, it is necessary to generate a voltage corresponding to the data
25 0 or 1 on the bit line before determining the state 0 or 1 by the sense amplifier. The bit line voltage corresponding to the voltage memorizing data can be realized by applying a voltage to the ferroelectric to read polarization charge

onto the bit line.

A method for applying a voltage to such a ferroelectric is disclosed in Japanese Patent No. 2674775, US Patent No. 5530668, or Japanese Patent Publication Hei
5 8-8339.

The first prior art method disclosed in the Japanese Patent No. 2674775 will be explained with reference to Figs. 1 to 3. In Figs. 1 and 2, the bit lines BL1 and BL2 are precharged by a bit line precharge signal PBL to
10 the ground level, and the plate line PL1 is at the ground level.

The memory cell MC1 is selected when the word line WL1 becomes the high level. When the plate line PL1 is driven to VCC, a voltage is applied to the ferroelectric
15 CF1, and the polarization charge is read out on the bit line BL1. Since the bit line BL1 has a parasitic capacitance, a bit line voltage is generated in accordance with polarization charge corresponding to the data 0 or 1 sustained in the memory cell MC1.

20 Fig. 3 shows the bit line voltage when the polarization charge sustained by the memory cell MC1 is read out on the bit line BL1. The bit line voltage depends on the relationship between the hysteresis characteristic of the ferroelectric CF1 and the bit line
25 capacitance. The bit line voltage becomes V1 upon reading when the polarization of the ferroelectric CF1 switches, while it becomes V0 when the polarization does not switch.

The sense amplifier SA1 determines the state 0 or 1

of the read data by the dummy cell DMCa1 using a reference voltage generated on the other bit line BLa2. After that, for rewriting, the plate line PLa1 is connected to the ground potential, the sense amplifier SAa1 is changed to
5 non-active state, the bit lines BLa1 and BLa2 are discharged to the ground level, and the word line WL1 is connected to the ground potential so as to finish the read or write cycle.

The second prior art method disclosed in the US
10 Patent No. 5530668 will be explained with reference to Figs. 1 and 4. In these figures, the bit lines BLa1 and BLa2 are precharged by the bit line precharge signal PBL to 5 volts, and the plate line PLa1 is connected to the ground potential.

15 The memory cell MCa1 is selected when the word line WL1 becomes the high potential level. Since the bit line BLa1 is precharged to 5 volts, when the word line WL1 becomes high level and the cell transistor TCa1 becomes conduction, a voltage is applied to the ferroelectric CFa1
20 without driving the plate line PLa1, and the bit line voltage is generated. After that, the sense amplifier SAa1 determines 0 or 1 state. In addition, the plate line PLa1 is driven for rewriting. The plate line PLa1 is driven only for rewriting, so that an access speed can be
25 improved.

Furthermore, the third prior art method disclosed in Japanese Patent Publication Hei 8-8339 will be explained with reference to Fig. 5. In this figure, the plate line

PLa1 is fixed to the potential $VCC/2$. In addition, the bit lines BLa1 and BLa2 are precharged to $VCC/2$ during waiting period, and precharged to the ground level or VCC before the memory cell MCa1 is selected. Therefore, when the word
5 line WL1 selects the memory cell MCa1 and the cell transistor TCa1 becomes conducting, a voltage is applied to the ferroelectric FCa1 without driving the plate line PLa1, so that the bit line voltage is generated.

After that, the sense amplifier SAa1 determines the
10 0 or 1 state and performs rewriting. Since the voltage of the plate line PLa1 is $VCC/2$, the rewriting is finished without driving the plate line PLa1. In addition, since a potential of a cell node NCa1 is sustained at $VCC/2$ during the waiting period, all word lines are set to the high
15 levels so that the potential of the cell node NCa1 is secured. Thus, refreshing operation is not required.

In Fig. 1, DPLa1 denotes a dummy plate line, DFCa1 denotes a dummy ferroelectric, DTCa1 denotes a dummy cell transistor, and DNCa1 denotes a dummy cell node.

20 The conventional nonvolatile ferroelectric memory device explained above has a problem in the method for applying a voltage to the ferroelectric. Namely, in the first prior art method where the plate line is driven, the access time is lengthened. This problem is caused by a
25 large time constant of the plate line that makes the driving time long for obtaining a sufficient level of the signal voltage.

In addition, in the second prior art method where

the plate line is not driven, power consumption during waiting period increases. This problem is caused by that a leak current should be compensated for securing the bit line voltage at 5 volts during the waiting period.

5 Furthermore, in the third prior art method where the plate line is not driven, the control becomes complicated, the power consumption increases and the access time is lengthened. In the third method, the potential of the plate line is fixed to $VCC/2$, the refreshing operation is
10 not required. Therefore, the bit line potential during waiting period is set to $VCC/2$ that is the same as the plate line potential, and all word lines are set to the high level so as to make the cell transistor conduction.

 However, just before memory access operation, it is
15 necessary to set all word lines to the ground potential and to precharge the bit line to the ground potential or VCC , so as to reset only the selected word line to the high level. Therefore, the control of the word line and the control of the bit line precharge become complicated.
20 In addition, the access time is lengthened and power consumption is increased since the word line and the bit line are driven many times.

SUMMARY OF THE INVENTION

25 In order to solve the above-mentioned problems, an object of the preferred embodiments of the present invention is to provide a sense amplifier circuit that can realize reading and writing operations by a simple control and can substantially

improve the operation speed as well as the power consumption, a memory device using the circuit and a method for reading the memory device.

A sense amplifier circuit according to the present invention is connected to two bit lines of a memory cell array including a plurality of memory cells disposed in rows and columns for memorizing information, a plurality of bit lines disposed corresponding to the columns of the plurality of memory cells, and a plate line connected to the plurality of memory cells. The sense amplifier circuit is activated in the state where the plate line is not driven and the potential levels of the plate line and the bit lines are identical to each other upon reading.

A memory device according to the present invention comprises a memory cell array including a plurality of memory cells disposed in rows and columns for memorizing information, a plurality of bit lines corresponding to the columns of the plurality of memory cells, and a plate line connected to the plurality of memory cells; and a plurality of differential type sense amplifiers connected to two bit lines.

The differential-type sense amplifier is activated in the state where the plate line is not driven and the potential levels of the plate line and the bit lines are identical to each other so as to read data out of the memory cell upon reading.

A method for reading data out of a memory device according to the present invention is applied to a memory

device that comprises a memory cell array including a plurality of memory cells disposed in rows and columns for memorizing information, a plurality of bit lines disposed to correspond to the columns of the plurality of memory
5 cells, and a plate line connected to the plurality of memory cells; and a plurality of differential-type sense amplifiers connected to two bit lines. The method comprises the step of activating the differential-type sense amplifier in the state where the plate line is not
10 driven and the potential levels of the plate line and the bit lines are identical to each other so as to read data out of the memory cell upon reading.

Namely, the memory device according to the present invention, in order to achieve the above-mentioned object,
15 is structured so that the sense amplifier can read the data out of the memory cell even if there is no signal voltage on the bit line. Accordingly, it is not required to apply a voltage to the ferroelectric in advance by driving the plate line or by precharging the bit line.

20 Therefore, the memory device according to the present invention can reduce charging and discharging power as well as charging and discharging time according to the bit line in the conventional method. Thus, a ferroelectric memory device with high speed and low
25 consumption power can be realized by the simple control. Namely, according to the present invention, the effect can be obtained that reading and writing operations can be performed by simple control, and the operation speed as

well as the power consumption is improved substantially.

BRIEF DESCRIPTION OF THE DRAWINGS

Preferred features of the present invention will now be described, by way of example only, with reference to the accompanying drawings, in which:-

5 Fig. 1 is a circuit diagram for explaining the reading operation of the conventional ferroelectric memory device.

Fig. 2 is a timing chart of the control signal for explaining the conventional reading operation.

10 Fig. 3 is a diagram for explaining the conventional reading operation.

Fig. 4 is a timing chart of the control signal for explaining the conventional reading operation.

Fig. 5 is a timing chart of the control signal for explaining the conventional reading operation.

15 Fig. 6 shows a circuit of a sense amplifier used for the present invention.

Fig. 7 shows a circuit configuration of the ferroelectric memory device according to a first example of the present invention.

20 Fig. 8 is a timing chart showing the operation timing of the ferroelectric memory device according to the first example of the present invention.

25 Fig. 9 is a diagram for explaining the operation of the ferroelectric memory device according to the first example of the present invention.

Fig. 10 shows a circuit configuration of the ferroelectric memory device according to a second example of the present invention.

Fig. 11 is a timing chart showing the operation timing of the ferroelectric memory device according to the second example of the present invention.

Fig. 12 shows a circuit configuration of the ferroelectric memory device according to a third example of the present invention.

Fig. 13 is a timing chart showing the operation timing of the ferroelectric memory device according to the third example of the present invention.

Fig. 14 shows a circuit of the ferroelectric memory device according to a fourth example of the present invention.

Fig. 15 is a timing chart showing the operation timing of the ferroelectric memory device according to the fourth example of the present invention.

Fig. 16 shows a circuit of the ferroelectric memory device according to a fifth example of the present invention.

Fig. 17 is a timing chart showing the operation timing of the ferroelectric memory device according to the fifth example of the present invention.

Fig. 18 shows a block diagram showing an example of the sense amplifier timing control circuit used for the present invention.

Fig. 19 is a block diagram showing another example of the sense amplifier timing control circuit used for the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Hereinafter, the present invention will be described in detail by the examples with reference to the accompanying drawings. Fig. 6 is a schematic showing a circuit of a sense amplifier used for the first example of the present invention. In Fig. 6, the sense amplifier SA includes PMOS transistors MP1, MP2, MP3 and MP4, and NMOS transistors MN1, MN2, MN3 and MN4. The sense amplifier SA detects data utilizing a differential capacitance between the bit lines BL1 and BL2. The sense amplifier SA sets the sense amplifier control signal SA0 to VCC level, and sets the sense amplifier control signal SA1 to the GND level in the non-activated state. When activating this sense amplifier SA, the sense amplifier control signal SA0 is set to the GND level first, or the sense amplifier control signal SA1 is set to the VCC level, so that the PMOS transistors MP3 and MP4 or NMOS transistors MN3 and MN4 are made to conduct.

The sense amplifier SA works completely when the other sense amplifier control signal SA1 or the sense amplifier control signal SA0 is supplied after the time for generating 100 mV as a signal voltage on the bit line (i.e., less than 10 ns). On the contrary, transition of the sense amplifier SA from the active state to the non-active state is performed by resetting the sense amplifier control signal SA0 to the VCC level, and by resetting the sense amplifier control signal SA1 to the GND level.

Fig. 7 shows a circuit of the ferroelectric memory

device according to the first example of the present invention. In this figure, two neighboring bit lines BL1 and BL2 of the ferroelectric memory device according to the first example of the present invention have parasitic capacitance CB1, CB2, one end of which is connected to the sense amplifier SA that detects data utilizing the differential capacitance between the bit lines BL1 and BL2. The sense amplifier SA used in the present invention can be also used for other than the ferroelectric memory device explained below.

The memory cell MC1 includes two ferroelectric capacitors FC11 and FC12 and two cell transistors TC11 and TC12. One terminal of each ferroelectric capacitor FC11, FC12 is connected to the plate line PL1, and the other terminal of the ferroelectric capacitor FC11 is connected to the source terminal of the cell transistor TC11. The other terminal of the ferroelectric capacitor FC12 is connected to the source terminal of the cell transistor TC12.

The gate terminal of each cell transistor TC11 or TC12 is connected to the word line WL1, the drain terminal of the cell transistor TC11 is connected to the bit line BL1 and the drain terminal of the cell transistor TC12 is connected to the bit line BL2. The memory cell MC2 has a circuit configuration similar to that of the memory cell MC1. The structure and the element size are also similar to those of the memory cell MC1.

Reference WL2 denotes a word line, reference PL2

denotes a plate line, reference PBL denotes a bit line
precharge signal, references SAP and SAN denote sense
amplifier enable signals, references MP1 and MP2 denote
PMOS transistors, references MN1 and MN2 denote NMOS
5 transistors, and reference YSW denotes a Y-direction
selection signal. Inputting the above-mentioned Y-
direction selection signal YSW, the memory cells in the Y
direction are selected. However, the operation by the
direction selection signal YSW is not directly related to
10 the present invention, so the explanation of the operation
is omitted.

Fig. 8 is a timing chart showing the operation
timing of the ferroelectric memory device according to the
first example of the present invention. Fig. 9 is a
15 diagram for explaining the operation of the ferroelectric
memory device according to the first example of the
present invention. The read operation of the ferroelectric
memory device according to the first example of the
present invention will be explained with reference to
20 Figs. 7-9.

During a waiting period, bit lines BL1 and BL2 are
precharged to the level $V_{CC}/2$, the plate line PL1 is set
to the level $V_{CC}/2$, and the connection node between one
terminal of the ferroelectric capacitance and the source
25 terminal of the cell transistor TC11 is sustained to the
level $V_{CC}/2$ by setting all word lines WL1 and WL2
to the high potential level. After that, all lines except
the word line WL1 are set to the ground potential.

In this state, the sense amplifier enable signal SAN is set to the ground potential so that the NMOS transistors MN1 and MN2 are in conduction, and the charge in the bit line capacitance and the ferroelectric capacitance is discharged to the ground potential. Since the NMOS transistors MN1 and MN2 have the same size, the same current flows out of the bit lines BL1 and BL2.

In addition, the ferroelectric capacitors FC11 and FC12 have a large size in the same order as the parasitic capacitance of the bit lines BL1 and BL2. The capacitance depends on the polarization direction. The two ferroelectric capacitors of the memory cell MC1 are different from each other in the polarization direction. As shown in Fig. 8, one is in the state A and the other is in the state B. Therefore, a signal voltage is generated on the two bit lines that can be detected by the sense amplifier SA. After that, the sense amplifier enable signal SAP is set to VCC so that the PMOS transistors MP1 and MP2 are turned on for amplifying the signal voltage.

Therefore, according to this method, it is not required to drive the plate line PL1 before the sense amplifier SA works. In addition, the control of the word lines WL1 and WL2 as well as the control of precharging the bit lines BL1 and BL2 is simplified, so that the access time is shortened.

Furthermore, when the level of the plate line PL1 is fixed to $VCC/2$ so that the signal voltage is amplified by

the sense amplifier SA, a rewriting process is performed automatically, so the cycle time is also shortened. In addition, since the level of the cell node is sustained to VCC/2 during waiting period, refreshing operation is not
5 required.

In this case, concerning the operation method of the sense amplifier SA, timings for turning on NMOS transistors MN1, MN2 and PMOS transistors MP1, MP2 can be different, so that either the NMOS transistors MN1, MN2 or
10 the PMOS transistors MP1, MP2 works until the signal voltage is generated and becomes stable above the operation margin of the sense amplifier SA, when the sense amplifier SA is operated completely. Thus, the sense amplifier SA is operated more securely. Though the sense
15 amplifier used in the first example of the present invention has a different configuration from the sense amplifier shown in Fig. 6, the operation thereof is similar to that of the sense amplifier shown in Fig. 6.

Fig. 10 shows a circuit configuration of the
20 ferroelectric memory device according to a second example of the present invention. In this figure, two neighboring bit lines BL1 and BL2 of the ferroelectric memory device according to the second example of the present invention have parasitic capacitance CB1, CB2, one end of which is
25 connected to the sense amplifier SA that detects data utilizing the differential capacitance between the bit lines BL1 and BL2.

The memory cell MC1 includes two ferroelectric

capacitors FC11 and FC12 and two cell transistors TC11 and TC12. One terminal of each ferroelectric capacitor FC11, FC12 is connected to the plate line PL1, and the other terminal of the ferroelectric capacitor FC11 is connected
5 to the source terminal of the cell transistor TC11. The other terminal of the ferroelectric capacitor FC12 is connected to the source terminal of the cell transistor TC12.

The gate terminal of each cell transistor TC11 or
10 TC12 is connected to the word line WL1, the drain terminal of the cell transistor TC11 is connected to the bit line BL1, and the drain terminal of the cell transistor TC12 is connected to the bit line BL2. The memory cell MC2 has a circuit configuration similar to that of the memory
15 cell MC1. The structure and the element size are also similar to those of the memory cell MC1.

Reference WL2 denotes a word line, reference PL2 denotes a plate line, reference PBL denotes a bit line precharge signal, references SA0 and SA1 denote sense
20 amplifier control signals, references MP1, MP2, MP3, and MP4 denote PMOS transistors, references MN1, MN2, MN3, and MN4 denote NMOS transistors, and reference YSW denotes a Y direction selection signal. The sense amplifier used in the second example of the present invention has the same
25 configuration and the same operation as in the sense amplifier shown in Fig. 6.

Fig. 11 is a timing chart showing the operation timing of the ferroelectric memory device according to the

second example of the present invention. The read operation of the ferroelectric memory device according to the second example of the present invention will be explained with reference to Figs. 10 and 11.

5 During a waiting period, bit lines BL1 and BL2 are precharged to the level $VCC/2$, the plate line PL1 is set to the level $VCC/2$, and the connection node between one terminal of the ferroelectric capacitance and the source terminal of the cell transistor TC11 is sustained at the level $VCC/2$ by setting all word lines WL1 and WL2 to the high potential level. After that, all lines except the word line WL1 are set to the ground potential.

 In this state, the sense amplifier control signal SA1 is set to the potential VCC so that the NMOS transistors MN3 and MN4 are in conduction and the charge in the bit line capacitance and the ferroelectric capacitance is discharged to the ground potential. Since the NMOS transistors MN1, MN2, MN3 and MN4 have the same size, the same current flows out of the bit lines BL1 and BL2.

 In addition, the ferroelectric capacitors FC11 and FC12 have a large size in the same order as the parasitic capacitance of the bit lines BL1 and BL2. The capacitance depends on the polarization direction. The two ferroelectric capacitors of the memory cell MC1 have polarization directions different from each other. As shown in Fig. 9, one is in the state A and the other is in the state B.

Therefore, since the current flowing out of the bit lines BL1 and BL2 is the same, a signal voltage that can be detected by the sense amplifier SA is generated on the two bit lines. After that, the sense amplifier control
5 signal SA0 is set to the ground potential so that the PMOS transistors MP3 and MP4 are turned on for amplifying the signal voltage. The time from the rising edge of the sense amplifier control signal SA1 to the falling edge of the sense amplifier control signal SA0 is the time sufficient
10 for obtaining a signal voltage of 100 mV, i.e., less than 10 ns is sufficient. This time depends on a design rule of the semiconductor. The smaller the wire width, the shorter is the time.

Accordingly, it is not required to drive the plate
15 line PL1 before the sense amplifier SA works in the present method. In addition, the control of the word lines WL1 and WL2 as well as the control of precharging the bit lines BL1 and BL2 is simplified, so that the access time is shortened.

20 Furthermore, when the level of the plate line PL1 is fixed to $VCC/2$ so that the signal voltage is amplified by the sense amplifier SA, a rewriting process is performed automatically, so the cycle time is also shortened. In addition, since the level of the cell node can be
25 sustained to $VCC/2$ during the waiting period, a refreshing operation is not required.

Fig. 12 shows a circuit configuration of the ferroelectric memory device according to a third example

of the present invention. In this figure, the ferroelectric memory device according to the third example of the present invention has a configuration similar to that of the ferroelectric memory device according to the second example of the present invention shown in Fig. 10, except that the level $VCC/2$ in the ferroelectric memory device is replaced with the ground signal GND. The same element is denoted by the same reference. In addition, the operation of the same element is the same as that of the nonvolatile semiconductor memory device according to the second example of the present invention.

Fig. 13 is a timing chart showing the operation timing of the ferroelectric memory device according to the third example of the present invention. The read operation of the ferroelectric memory device according to the third example of the present invention will be explained with reference to Figs. 12 and 13.

During a waiting period, bit lines BL1 and BL2 are precharged to the ground potential, and the plate line PL1 is set to the ground potential. After that, the word line WL1 is set to the high potential so as to select the memory cell MC1.

In this state, the GND level is applied to the sense amplifier control signal SA0 so that the sense amplifier SA works and the PMOS transistors MP3 and MP4 become conducting. Since the PMOS transistors MP1, MP2, MP3 and MP4 have the same size, the same current flows into the bit lines BL1 and BL2. Therefore, the flowing charge makes

the bit line capacitance and the ferroelectric capacitance charged. Since the ferroelectric capacitors FC11 and FC12 are made of a material having a large relative dielectric constant, the capacitance thereof has a value similar to
5 that of the parasitic capacitance of the bit lines BL1 and BL2.

In addition, the two ferroelectric capacitors of the memory cell MC1 have different polarization directions. As shown in Fig. 9, one is in the state A, and
10 the other is in the state B, resulting in the different capacitance. Therefore, a detectable signal voltage is generated by the sense amplifier SA on the two bit lines BL1 and BL2 when the PMOS transistors MP3 and MP4 become conducting. After that, the NMOS transistors MN3 and
15 MN4 are turned on so that the signal voltage is amplified.

Therefore, according to the present method, it is not required to drive the plate line PL1 before the sense amplifier SA works. In addition, since the bit lines BL1, BL2 are not required to be precharged to the level VCC or
20 VCC/2, the access time is shortened and the power consumption can be decreased. Furthermore, during the waiting period, since the bit lines BL1, BL2 and the plate line PL1 are in the ground potential, a refreshing operation is not required.

25 In this case, concerning the operation method of the sense amplifier SA according to the third example of the present invention, timings for turning on NMOS transistors MN1, MN2 and PMOS transistors MP1, MP2 can be different in

the same way as the operation method of the sense amplifier SA according to the second example of the present invention, so that the sense amplifier SA can be operated more securely. In this example, the PMOS transistors MP1 and MP2 are activated first, and after generating a signal voltage of approximately 100 mV as an operation margin of the sense amplifier SA, the NMOS transistors MN1 and MN2 are activated. The timing of the sense amplifier control signal SA0, SA1 has sufficient difference of 10 ns or less in the same way as the second example of the present invention.

Fig. 14 shows a circuit configuration of the ferroelectric memory device according to a fourth example of the present invention. In this figure, the ferroelectric memory device according to the fourth example of the present invention has a circuit configuration similar to that of the nonvolatile semiconductor memory device according to the second example shown in Fig. 10 except that the potential $VCC/2$ of the ferroelectric memory device according to the second example of the present invention is replaced with the potential VCC. The same element is denoted by the same reference. In addition, the operation of the same element is similar to that of the nonvolatile semiconductor memory device according to the second example of the present invention.

Fig. 15 is a timing chart showing the operation timing of the ferroelectric memory device according to the

fourth example of the present invention. The read operation of the ferroelectric memory device according to the fourth example of the present invention will be explained with reference to Figs. 14 and 15.

5 During a waiting period, bit lines BL1 and BL2 are precharged to the level VCC, the plate line PL1 is set to the level VCC, and the connection node between one terminal of the ferroelectric capacitance and the source terminal of the cell transistor TC11, TC12 is sustained to
10 the level VCC by setting all word lines WL1 and WL2 to the high potential level.

 After that, all lines except the word line WL1 are set to the ground potential. In this state, the sense amplifier enable signal SA1 is set to the potential VCC so
15 that the NMOS transistors MN3 and MN4 are in conduction and the charge in the bit line capacitance and the ferroelectric capacitance is discharged to the ground potential.

 Since the NMOS transistors MN1, MN2, MN3 and MN4
20 have the same size, the same current flows out of the bit lines BL1 and BL2. In addition, the ferroelectric capacitors FC11 and FC12 have a large size in the same order as the parasitic capacitance of the bit lines BL1 and BL2. The capacitance depends on the polarization
25 direction.

 Therefore, a signal voltage that can be detected by the sense amplifier SA is generated on the two bit lines BL1 and BL2. After that, the sense amplifier control

signal SA0 makes the PMOS transistors MP3 and MP4 in conduction, so that the signal voltage is amplified.

Therefore, it is not required to drive the plate line PL1 before the sense amplifier SA works in the present method. In addition, the control of the word line WL1 as well as the control of precharging the bit lines BL1 and BL2 is simplified, so that the access time is shortened. Furthermore, since the cell node is sustained to the potential VCC during the waiting period, a refreshing operation is not required.

In this case, concerning the operation method of the sense amplifier SA according to the fourth example of the present invention, timings for turning on NMOS transistors MN1, MN2 and PMOS transistors MP1, MP2 can be different in the same way as the operation method of the sense amplifier SA according to the second example of the present invention, so that the sense amplifier SA can be operated more securely. In this example, the NMOS transistors MN1 and MN2 are activated first, and after generating a signal voltage of approximately 100 mV as an operation margin of the sense amplifier SA, the PMOS transistors MP1 and MP2 are activated. The timing of the sense amplifier control signal SA0, SA1 has sufficient difference of 10 ns or less in the same way as the second example of the present invention.

The present invention can be applied to the 1T/1C - type ferroelectric memory in which a memory cell is made of one ferroelectric capacitor and one MOS transistor.

Fig. 16 shows a circuit of the ferroelectric memory device according to a fifth example of the present invention.

The two neighboring bit lines BL1 and BL2 have a parasitic capacitance CB1, CB2, one end of which is connected to a sense amplifier SA that detects data utilizing a differential capacitance between the bit lines BL1 and BL2.

In addition, a memory cell MC1 includes a ferroelectric capacitor FC1 and a cell transistor TC1. One terminal of the ferroelectric capacitor FC1 is connected to the plate line PL1, and the other terminal of the ferroelectric capacitor FC1 is connected to the source terminal of the cell transistor TC1.

In addition, the gate terminal of the cell transistor TC1 is connected to the word line WL1, and the drain terminal of the cell transistor TC1 is connected to the bit line BL1. Furthermore, since the sense amplifier SA is a differential type that utilizes the differential capacitance between the bit lines BL1 and BL2, a reference capacitance, i.e., a medium capacitance between the case where the polarization of the ferroelectric switches and the case where the polarization of the ferroelectric does not switch, is used.

Therefore, the other bit line BL2 making a pair with the bit line BL1 that is connected to the memory cell MC1 is connected to a reference capacitance generating circuit DMC1. In addition, the other memory cell MC2 has the same circuit configuration, and similar structure and

element size. A plurality of memory cells (not shown) is connected to the bit lines BL1 and BL2. The reference capacitance generating circuits DMC1 and DMC2 include not only the circuit shown in this example but also every
5 reference capacitance generating circuit that can generate a reference capacitance, i.e., a medium capacitance between the case where the polarization of the ferroelectric switches and the case where the polarization of the ferroelectric does not switch. Fig. 17 is a timing
10 chart showing the operation timing of the ferroelectric memory device according to the fifth example of the present invention. The read operation of the ferroelectric memory device according to the fifth example of the present invention will be explained with reference to
15 Figs. 16 & 17. During a waiting period, bit lines BL1 and BL2 are precharged to the ground potential, and the plate line PL1 is set to the ground potential. Then, the word line WL1 is set to the high potential for selecting the memory cell MC1.

20 In this state, the GND level is applied to the sense amplifier control signal SA0 so that the sense amplifier SA works and the PMOS transistors MP3 and MP4 are in conduction. The reference capacitance generation circuit DMC1 generates a capacitance that is a middle value
25 between the capacitance in the case where the polarization of the ferroelectric capacitance of the memory cell MC1 is in the state A and the capacitance in the state B as shown in Fig. 9.

Therefore, when the PMOS transistors MP3 and MP4 become conducting, a signal voltage that can be detected by the sense amplifier SA is generated on the two bit lines BL1 and BL2. After that, the sense amplifier control signal SA1 makes the NMOS transistors MN3 and MN4 conduct so that the signal voltage is amplified.

Therefore, it is not required to drive the plate line PL1 before the sense amplifier SA works in this method. In addition, the bit lines BL1 and BL2 do not need to be precharged to the potential VCC or VCC/2, so that the access time is shortened and the power consumption is decreased. Furthermore, since the bit line BL1, BL2 and the plate line PL1 are at ground potential during the waiting period, a refreshing operation is not required. In addition, since the memory cell MC1 is a 1T/1C-type, the area of the cell is reduced to the half of the 2T/2C type.

The operation method of the second and fourth examples of the present invention can be realized by the fifth example, and the effect shown in the second and fourth examples of the present invention can be obtained. In addition, since the memory cell MC1 has the 1T/1C structure, the cell area can be reduced by half.

Fig. 18 is a block diagram showing an example of the sense amplifier timing control circuit used for the present invention. In the figure, sense amplifier timing control circuit 1 includes inverters 11 and 12, a delay circuit 13, and a NAND circuit 18. The delay circuit 13 includes inverters 14 and 16, capacitors 15 and 17. In

this configuration, the sense amplifier timing control circuit 1 inputs the sense amplifier enable signal SAE, and outputs the sense amplifier control signals SA0 and SA1 to the sense amplifier 2. The sense amplifier 2
5 controls the memory cell array 3.

The sense amplifier control signals SA0 and SA1 are supplied to plural sense amplifiers 2 at the same time. The sense amplifier enable signal SAE is at ground potential when the sense amplifier 2 is in a non-active state.
10 Therefore, the sense amplifier control signal SA0 becomes the VCC level, and the sense amplifier control signal SA1 becomes the ground potential.

When the sense amplifier enable signal SAE is set to the VCC level so as to activate the sense amplifier 2, the
15 sense amplifier control signal SA1 becomes the VCC level, and the NMOS transistor side of the sense amplifier 2 becomes conducting to start generating a signal voltage on the bit line.

Since the sense amplifier control signal SA0 is
20 switched to the ground potential after the delay time set by the delay circuit 13 with respect to the sense amplifier control signal SA1, the PMOS side of the sense amplifier 2 becomes conducting after a sufficient signal voltage is generated on the bit line for amplifying
25 the signal voltage.

In addition, when the sense amplifier enable signal SAE is set to the GND level so as to activate the sense amplifier 2, the NAND circuit 18 neglects the signal delay

by the delay circuit 13. Thus, the switch timing of the sense amplifier control signal SA0 to the VCC level and the switch timing of the sense amplifier control signal SA1 to the GND level become the same.

5 Therefore, the sense amplifier timing control circuit 1 can generate the sense amplifier control signals SA0 and SA1 that are required for the present invention. In addition, the delay time can be set to any value by changing the step number of the delay circuit 13 or by
10 changing the size of the inverters 14 and 16 in the delay circuit 13, or by changing the capacitance values of the capacitors 15 and 17.

Fig. 19 is a block diagram showing another example of the sense amplifier timing control circuit used for the
15 present invention. In the figure, sense amplifier timing control circuit 4 include an inverter 41, a delay circuit 42, and a NOR circuit 47. The delay circuit 42 includes inverters 43 and 45, capacitors 44 and 46. In this configuration, the sense amplifier timing control circuit
20 4 inputs the sense amplifier enable signal SAE, and outputs the sense amplifier control signals SA0 and SA1 to the sense amplifier 2. The sense amplifier 2 controls the memory cell array 3.

In the third and the fifth examples of the present
25 invention, the sense amplifier control signal SA0 is delayed from the sense amplifier control signal SA1, so the above-mentioned sense amplifier timing control circuit 4 is used. This sense amplifier timing control circuit 4

can realize the operation required to the third and fifth examples of the present invention. In addition, the delay time can be set to any value by changing the step number of the delay circuit 42 or by changing the size of the
5 inverters 43 and 45 in the delay circuit 42, or by changing the capacitance values of the capacitors 44 and 46.

Thus, according to the present invention, reading and writing operations of the memory cells MC1 and MC2 can be realized by simpler control than the conventional method,
10 so that the operation speed and the power consumption can be substantially improved.

While the present invention has been described in its preferred embodiments, it is to be understood that the words which have been used are words of description rather
15 than limitation, and that changes may be made to the invention without departing from its scope as defined by the appended claims.

Each feature disclosed in this specification (which term includes the claims) and/or shown in the drawings may
20 be incorporated in the invention independently of other disclosed and/or illustrated features.

The text of the abstract filed herewith is repeated here as part of the specification.

In a memory device using a sense amplifier circuit,
25 the bit lines BL1 and BL2 are precharged to a potential $V_{CC}/2$, and the plate line PL1 is set to a potential $V_{CC}/2$. All word lines WL1 and WL2 are set to the high potential so

as to sustain the connection node of one terminal of the ferroelectric capacitance and source terminals of cell transistors TC11 and TC12 to a potential $VCC/2$. After that, all lines except the word line WL1 to be selected are set to the ground potential. The sense amplifier enable signal SAN is set to the ground potential so as to put NMOS transistors MN1 and MN2 into conduction. The charge in a bit line capacitance and a ferroelectric capacitance is discharged to the ground potential. In this case, a signal voltage that can be detected by the sense amplifier SA is generated on the two bit lines BL1 and BL2, so the signal voltage can be amplified by turning on PMOS transistors MP1 and MP2. Thus, a ferroelectric memory device is provided that can realize reading and writing operations by simple control so as to improve substantially the operation speed and the power consumption.

WHAT IS CLAIMED IS:

1. A sense amplifier circuit connected to two bit lines of a memory cell array including a plurality of memory cells disposed in rows and columns for memorizing information, a plurality of bit lines disposed to correspond to the columns of the plurality of memory cells, and a plate line connected to the plurality of memory cells, wherein the sense amplifier circuit is activated in the state where the plate line is not driven and the potential levels of the plate line and the bit lines are identical to each other upon reading.

2. The sense amplifier circuit according to claim 1, comprising a pair of PMOS transistors and a pair of NMOS transistors, which are turned on at different timings.

3. The sense amplifier circuit according to claim 2, wherein either the pair of PMOS transistors or the pair of NMOS transistors is activated until signal voltage generated on the bit line comes within an operation margin of the circuit.

4. A memory device comprising:

a memory cell array including a plurality of memory cells disposed in rows and columns for memorizing information, a plurality of bit lines disposed to correspond to the columns of the plurality of memory cells, and a plate line connected to the plurality of memory cells; and,

a plurality of differential type sense amplifiers connected to two bit lines, wherein the differential-type

sense amplifier is activated in the state where the plate line is not driven and the potential levels of the plate line and the bit lines are identical to each other so as to read data out of the memory cell upon reading.

5 5. The memory device according to claim 4, wherein the differential-type sense amplifier includes a pair of PMOS transistors and a pair of NMOS transistors, which are turned on at different timings.

10 6. The memory device according to claim 5, wherein either the pair of PMOS transistors or the pair of NMOS transistors is activated until signal voltage generated on the bit line and being detectable by the differential-type sense amplifier comes within an operation margin of the circuit.

15 7. The memory device according to claim 4, wherein data of the memory cell is read by the differential-type sense amplifier that detects a difference capacitance between the two bit lines.

20 8. The memory device according to claim 7, wherein the potential levels of the bit line and the plate line are the ground level just before the differential-type sense amplifier is activated.

25 9. The memory device according to claim 7, wherein the potential levels of the bit line and the plate line are a predetermined level just before the differential-type sense amplifier is activated.

10. The memory device according to claim 7, wherein the potential levels of the bit line and the plate line

are a half of a predetermined level just before the differential type sense amplifier is activated.

11. The memory device according to claim 4, wherein each of the plurality of memory cells includes a
5 capacitance element made of a ferroelectric film between two opposing electrodes for memorizing information as a polarization state and a transistor whose source or drain is connected to one of the electrodes of the capacitance element, and wherein a plurality of word lines are connected to
10 gates of transistors of the memory cells on the corresponding row, the plural bit lines are connected to the other of the source and the drain of the transistor, and the plate line is connected to the other of the electrodes of the capacitance element of the plurality of memory cells.

12. A method for reading data out of a memory device
15 comprising a memory cell array including a plurality of memory cells disposed in rows and columns for memorizing information, a plurality of bit lines disposed to correspond to the columns of the plurality of memory
20 cells, and a plate line connected to the plurality of memory cells; and a plurality of differential type sense amplifiers connected to two bit lines, the method comprising activating the differential type sense
25 amplifier in the state where the plate line is not driven and the potential levels of the plate line and the bit lines are identical to each other so as to read data out of the memory cell upon reading.

13. The method according to claim 12, further

comprising turning on the pair of PMOS transistors and the pair of NMOS transistors included in the differential-type sense amplifier at different timings.

14. The method according to claim 12, further
5 comprising activating either the pair of PMOS transistors or the pair of NMOS transistors until signal voltage generated on the bit line comes within an operation margin of the circuit.

15. The method according to claim 12, further
10 comprising reading data out of the memory cell by detecting a difference capacitance between the two bit lines by the differential-type sense amplifier.

16. The method according to claim 15, wherein the potential levels of the bit line and the plate line are
15 the ground level just before the differential-type sense amplifier is activated.

17. The method according to claim 15, wherein the potential levels of the bit line and the plate line are a predetermined level just before the differential-type
20 sense amplifier is activated.

18. The method according to claim 15, wherein the potential levels of the bit line and the plate line are a half of a predetermined level just before the differential-type sense amplifier is activated.

19. The method according to claim 12, wherein the
25 each of the plurality of memory cells includes a capacitance element made of a ferroelectric film between two opposing electrodes for memorizing information as a

polarization state, and a transistor whose source or drain is connected to one of the electrodes of the capacitance element, and wherein a plurality of word lines are connected to gates of transistors of the memory cells on the corresponding row, the plural bit lines are connected to the other of the source and the drain of the transistor, and the plate line is connected to the other of the electrodes of the capacitance element of the plurality of memory cells.

10 20. A sense amplifier circuit substantially as herein described with reference to and as shown in Figures 6 to 19 of the accompanying drawings.

15 21. A memory device substantially as herein described with reference to and as shown in Figures 6 to 19 of the accompanying drawings.

 22. A method for reading data out of a memory device substantially as herein described with reference to and as shown in Figures 6 to 19 of the accompanying drawings.



35.

Application No: GB 9930351.3
Claims searched: 1 - 19

Examiner: Ruth Patterson
Date of search: 12 May 2000

**Patents Act 1977
Search Report under Section 17**

Databases searched:

UK Patent Office collections, including GB, EP, WO & US patent specifications, in:
UK Cl (Ed.R): G4C (C706), H3B (BAG, BAGA, BCG)
Int Cl (Ed.7): G11C (7/06, 11/22)
Other: ONLINE: EPODOC, JAPIO, WPI

Documents considered to be relevant:

Category	Identity of document and relevant passage	Relevant to claims
A	EP 0724265 A1 (NIPPON) see whole document	
X	EP 0720171 A2 (NIPPON) see column 10, line 26 - column 12, line 20.	1, 4 & 12
A	US5517446 A (SHARP) see whole document.	
X	US 5455786 A (HITACHI) see column 2, lines 14 - 52.	1, 4 & 12
X	US4420822 A (SIGNETICS) see column 2, line 57 - column 3, line 16.	1, 4 & 12

X	Document indicating lack of novelty or inventive step	A	Document indicating technological background and/or state of the art.
Y	Document indicating lack of inventive step if combined with one or more other documents of same category.	P	Document published on or after the declared priority date but before the filing date of this invention.
&	Member of the same patent family	E	Patent document published on or after, but with priority date earlier than, the filing date of this application.