

US00RE49987E

(19) United States

(12) Reissued Patent

Uzoh et al.

(10) Patent Number: US RE49,987 E

(45) Date of Reissued Patent: May 28, 2024

(54) MULTIPLE PLATED VIA ARRAYS OF DIFFERENT WIRE HEIGHTS ON A SAME SUBSTRATE

(71) Applicant: Invensas LLC, San Jose, CA (US)

(72) Inventors: Cyprian Emeka Uzoh, San Jose, CA
(US); Rajesh Katkar, Milpitas, CA
(US)

(73) Assignee: Invensas LLC, San Jose, CA (US)

(21) Appl. No.: 17/725,442

(22) Filed: Apr. 20, 2022

Related U.S. Patent Documents

Reissue of:

(64) Patent No.: 10,629,567
Issued: Apr. 21, 2020
Appl. No.: 16/245,116
Filed: Jan. 10, 2019

U.S. Applications:

(63) Continuation of application No. 16/008,531, filed on Jun. 14, 2018, now Pat. No. 10,290,613, which is a (Continued)

(51) Int. Cl.

H01L 25/065 (2023.01) **B81B 7/00** (2006.01)

(Continued)

(52) U.S. Cl.

CPC *H01L 25/0657* (2013.01); *B81B 7/0074* (2013.01); *B81C 1/0023* (2013.01); (Continued)

(58) Field of Classification Search

CPC H01L 25/0657; H01L 21/4853; H01L 23/3675; H01L 23/42; H01L 23/481; (Continued)

(56) References Cited

U.S. PATENT DOCUMENTS

2,230,663 A 2/1941 Alden 3,000,126 A 9/1961 Robinson (Continued)

FOREIGN PATENT DOCUMENTS

CN 1352804 A 6/2002 CN 1641832 A 7/2005 (Continued)

OTHER PUBLICATIONS


European Search Report for Appin. No. EP12712792, dated Feb. 27, 2018, 2 pages.

(Continued)

Primary Examiner — Ling X Xu (74) Attorney, Agent, or Firm — HALEY GUILIANO LLP

(57) ABSTRACT

Apparatus(es) and method(s) relate generally to via arrays on a substrate. In one such apparatus, the substrate has a conductive layer. First plated conductors are in a first region extending from a surface of the conductive layer. Second plated conductors are in a second region extending from the surface of the conductive layer. The first plated conductors and the second plated conductors are external to the first substrate. The first region is disposed at least partially within the second region. The first plated conductors are of a first height. The second plated conductors are of a second height greater than the first height. A second substrate is coupled to first ends of the first plated conductors. The second substrate has at least one electronic component coupled thereto. A die (Continued)



is coupled to second ends of the second plated conductors. The die is located over the at least one electronic component.

43 Claims, 20 Drawing Sheets

Related U.S. Application Data

continuation of application No. 15/430,943, filed on Feb. 13, 2017, now Pat. No. 10,026,717, which is a continuation of application No. 14/841,381, filed on Aug. 31, 2015, now Pat. No. 9,583,456, which is a continuation-in-part of application No. 14/087,252, filed on Nov. 22, 2013, now Pat. No. 9,263,394.

```
(51) Int. Cl.
      B81C 1/00
                           (2006.01)
      H01L 21/48
                           (2006.01)
      H01L 23/00
                           (2006.01)
      H01L 23/367
                           (2006.01)
      H01L 23/42
                           (2006.01)
      H01L 23/48
                           (2006.01)
      H01L 23/498
                           (2006.01)
      H01L 23/522
                           (2006.01)
      H01L 23/538
                           (2006.01)
      H01L 25/00
                           (2006.01)
      H01L 25/16
                           (2023.01)
      H01L 49/02
                           (2006.01)
```

(52) U.S. Cl.

CPC H01L 21/4853 (2013.01); H01L 23/3675 (2013.01); H01L 23/42 (2013.01); H01L 23/481 (2013.01); H01L 23/49811 (2013.01); H01L 23/522 (2013.01); H01L 23/5383 (2013.01); H01L 24/03 (2013.01); H01L 24/05 (2013.01); H01L 24/11 (2013.01); H01L 24/13 (2013.01); H01L 24/14 (2013.01); H01L 24/16 (2013.01); H01L 24/24 (2013.01); H01L 24/49 (2013.01); H01L 24/73 (2013.01); H01L 24/94 (2013.01); H01L 24/97 (2013.01); H01L 25/0652 (2013.01); H01L 25/16 (2013.01); H01L 25/50 (2013.01); H01L 28/10 (2013.01); H01L 28/20 (2013.01); H01L 28/40 (2013.01); H01L 24/02 (2013.01); H01L 24/17 (2013.01); H01L 24/32 (2013.01); H01L 24/33 (2013.01); H01L 24/45 (2013.01); H01L 24/48 (2013.01); H01L 24/81 (2013.01); H01L 2224/0239 (2013.01); H01L 2224/0332 (2013.01); H01L 2224/0333 (2013.01); H01L 2224/0345 (2013.01); H01L 2224/03452 (2013.01); H01L 2224/03462 (2013.01); H01L 2224/03464 (2013.01); H01L 2224/0347 (2013.01); H01L 2224/03614 (2013.01); H01L 2224/0391 (2013.01); H01L 2224/03912 (2013.01); H01L 2224/03914 (2013.01); H01L 2224/0401 (2013.01); H01L 2224/04042 (2013.01); H01L 2224/05111 (2013.01); H01L 2224/05124 (2013.01); H01L 2224/05139 (2013.01); H01L 2224/05144 (2013.01); H01L 2224/05147 (2013.01); H01L 2224/05155 (2013.01); H01L 2224/05169 (2013.01); H01L 2224/05184 (2013.01); H01L 2224/05547 (2013.01); H01L 2224/05565 (2013.01); H01L 2224/05568 (2013.01); H01L 2224/05569 (2013.01); H01L 2224/05611 (2013.01); H01L 2224/05616 (2013.01); H01L 2224/05624 (2013.01); H01L

2224/05639 (2013.01); H01L 2224/05644 (2013.01); H01L 2224/05647 (2013.01); H01L 2224/05655 (2013.01); H01L 2224/05669 (2013.01); H01L 2224/05684 (2013.01); H01L 2224/1134 (2013.01); H01L 2224/11462 (2013.01); H01L 2224/11464 (2013.01); H01L 2224/1147 (2013.01); H01L 2224/11903 (2013.01); H01L 2224/1191 (2013.01); H01L 2224/13022 (2013.01); H01L 2224/13023 (2013.01); H01L 2224/13025 (2013.01); H01L 2224/13082 (2013.01); H01L 2224/131 (2013.01); H01L 2224/13111 (2013.01); H01L 2224/13113 (2013.01); H01L 2224/13116 (2013.01); H01L 2224/13124 (2013.01); H01L 2224/13139 (2013.01); H01L 2224/13144 (2013.01); H01L 2224/13147 (2013.01); H01L 2224/13155 (2013.01); H01L 2224/13169 (2013.01); H01L 2224/13184 (2013.01); H01L 2224/13565 (2013.01); H01L 2224/13616 (2013.01); H01L 2224/1403 (2013.01); H01L 2224/14131 (2013.01); H01L 2224/14132 (2013.01); H01L 2224/14134 (2013.01); H01L 2224/16145 (2013.01); H01L 2224/16146 (2013.01); H01L 2224/16148 (2013.01); H01L 2224/16225 (2013.01); H01L 2224/16227 (2013.01); H01L 2224/16265 (2013.01); H01L 2224/17181 (2013.01); H01L 2224/24147 (2013.01); H01L 2224/24227 (2013.01); H01L 2224/244 (2013.01); H01L 2224/32145 (2013.01); H01L 2224/3303 (2013.01); H01L 2224/33181 (2013.01); H01L 2224/45015 (2013.01); H01L 2224/45147 (2013.01); H01L 2224/48091 (2013.01); H01L 2224/48149 (2013.01); H01L 2224/4903 (2013.01); H01L 2224/73201 (2013.01); H01L 2224/73253 (2013.01); H01L 2224/73265 (2013.01); H01L 2224/81192 (2013.01); H01L 2224/81193 (2013.01); H01L 2224/81825 (2013.01); H01L 2224/94 (2013.01); H01L 2224/97 (2013.01); H01L 2225/0651 (2013.01); H01L 2225/06513 (2013.01); H01L 2225/06517 (2013.01); H01L 2225/06541 (2013.01); H01L 2225/06548 (2013.01); H01L 2225/06562 (2013.01); H01L 2225/06568 (2013.01); H01L 2924/00014 (2013.01); H01L 2924/01074 (2013.01); H01L 2924/01082 (2013.01); H01L 2924/01322 (2013.01); H01L 2924/12042 (2013.01); H01L 2924/1205 (2013.01); H01L 2924/1206 (2013.01); H01L 2924/1207 (2013.01); H01L 2924/1461 (2013.01); H01L 2924/15192 (2013.01); H01L 2924/15311 (2013.01); H01L 2924/15787 (2013.01); H01L 2924/15788 (2013.01); H01L 2924/16251 (2013.01); H01L 2924/181 (2013.01); H01L 2924/19041 (2013.01); H01L 2924/19042 (2013.01); H01L 2924/19043 (2013.01); H01L 2924/19103 (2013.01); H01L 2924/20751 (2013.01); H01L 2924/20752 (2013.01); H01L 2924/20753 (2013.01); H01L 2924/20754 (2013.01); H01L 2924/20755 (2013.01); H01L 2924/20756 (2013.01); H01L 2924/20757 (2013.01); H01L 2924/20758 (2013.01); H01L 2924/20759 (2013.01); H01L 2924/2076 (2013.01); H01L 2924/3841 (2013.01)

US RE49,987 E

Page 3

```
(58) Field of Classification Search
                                                                               2224/05184; H01L 2224/05684; H01L
      CPC ...... H01L 23/49811; H01L 23/522; H01L
                                                                               2224/05139; H01L 2224/05639; H01L
               23/5383; H01L 24/03; H01L 24/05; H01L
                                                                                2224/0345; H01L 2224/03452; H01L
                  24/11; H01L 24/16; H01L 24/24; H01L
                                                                                2224/0332; H01L 2224/03462; H01L
                  24/49; H01L 24/73; H01L 24/94; H01L
                                                                               2224/03464; H01L 2224/11462; H01L
               24/97; H01L 25/0652; H01L 25/16; H01L
                                                                               2224/11464; H01L 2924/00012; H01L
                  25/50; H01L 28/10; H01L 28/20; H01L
                                                                               2224/05616; H01L 2924/20752; H01L
                  28/40; H01L 24/02; H01L 24/17; H01L
                                                                               2224/45015; H01L 2924/20753; H01L
                                                                               2924/20754; H01L 2924/20755; H01L
                  24/32; H01L 24/33; H01L 24/45; H01L
                   24/48; H01L 24/81; H01L 2224/0239;
                                                                               2924/20456; H01L 2224/45099; B81B
                     H01L 2224/0333; H01L 2224/0347;
                                                                                               7/0074; B81C 1/0023
                    H01L 2224/0391; H01L 2224/03614;
                                                                  See application file for complete search history.
                   H01L 2224/03912; H01L 2224/03914;
                                                                               References Cited
                    H01L 2224/0401; H01L 2224/04042;
                                                            (56)
                   H01L 2224/05111; H01L 2224/05547;
                                                                         U.S. PATENT DOCUMENTS
                   H01L 2224/05565; H01L 2224/05569;
               H01L 2224/1134; H01L 2224/1191; H01L
                                                                 3,002,168 A
                                                                                9/1961
                                                                                       Green et al.
                                                                 3,032,359 A
                   2224/11903; H01L 2224/13022; H01L
                                                                                5/1962
                                                                                       Cator
                                                                 3,038,136 A
                                                                                6/1962
                                                                                       Van Overbeek
                   2224/13023; H01L 2224/13025; H01L
                                                                 3,052,287 A
                                                                                9/1962
                                                                                       Shirley
                   2224/13082; H01L 2224/13111; H01L
                                                                3,054,337 A
3,054,756 A
                                                                                9/1962
                                                                                       Hubert et al.
                   2224/13113; H01L 2224/13116; H01L
                                                                                9/1962
                                                                                       Gunther et al.
                   2224/13139; H01L 2224/13144; H01L
                                                                 3,077,380 A
                                                                                2/1963
                                                                                       Wainer et al.
                   2224/13155; H01L 2224/13169; H01L
                                                                 3,117,694 A
                                                                                1/1964
                                                                                       Gothreau
                                                                 3,121,676 A
                                                                                2/1964
                                                                                       Skraba
                   2224/13184; H01L 2224/13565; H01L
                                                                                3/1964
                                                                 3,124,546 A
                                                                                       Fowler et al.
                    2224/1403; H01L 2224/14131; H01L
                                                                3,133,072 A
                                                                                5/1964
                                                                                       Shibe, Jr. et al.
                   2224/14132; H01L 2224/14134; H01L
                                                                                8/1964
                                                                 3,145,733 A
                                                                                       Shaw et al.
                   2224/16145; H01L 2224/16146; H01L
                                                                 3.157.080 A
                                                                               11/1964
                                                                                       Eduard
                   2224/16148; H01L 2224/16225; H01L
                                                                 3,158,647 A
                                                                               11/1964
                                                                                       Myers
                                                                 3,164,523 A
                                                                                1/1965
                                                                                       Fox et al.
                   2224/16227; H01L 2224/16265; H01L
                                                                 3,168,965 A
                                                                                2/1965 Rinn
                     2224/17181; H01L 2224/244; H01L
                                                                 3,177,636 A
                                                                                4/1965
                                                                                       Jensen
                   2224/24147; H01L 2224/24227; H01L
                                                                 3,180,881 A
                                                                                4/1965
                                                                                       Zosel et al.
                    2224/32145; H01L 2224/3303; H01L
                                                                 3,194,250 A
                                                                                7/1965
                                                                                       Delapena
                                                                 3,194,291 A
                                                                                7/1965
                   2224/33181; H01L 2224/45147; H01L
                                                                                       Oakes
                                                                                8/1965
                                                                 3,202,297 A
                                                                                       Hardy
                   2224/48091; H01L 2224/48149; H01L
                                                                                9/1965
                                                                3.206.273 A
                                                                                       Munzel
                    2224/4903; H01L 2224/73201; H01L
                                                                 3.208.024 A
                                                                                9/1965
                                                                                       Enos et al.
                   2224/73253; H01L 2224/73265; H01L
                                                                 3,211,572 A
                                                                               10/1965
                                                                                       Globus
                   2224/81192; H01L 2224/81193; H01L
                                                                 3,211,574 A
                                                                               10/1965
                                                                                       Shannon
                                                                 3,215,670 A
                                                                               11/1965
                                                                                       Shokal et al.
                         2224/94; H01L 2224/97; H01L
                                                                 3,218,728 A
                                                                               11/1965
                                                                                       Barth et al.
                    2225/0651; H01L 2225/06513; H01L
                                                                 3,225,688 A
                                                                               12/1965
                                                                                       Gillies et al.
                   2225/06517; H01L 2225/06541; H01L
                                                                 3,238,949 A
                                                                                3/1966
                                                                                       Jarvis
                   2225/06548; H01L 2225/06562; H01L
                                                                                6/1966
                                                                 3.258.625 A
                                                                                       Johnson
                   2225/06568; H01L 2924/01074; H01L
                                                                 3,260,264 A
                                                                                7/1966
                                                                                       McKowen
                                                                 3,262,482 A
                                                                                7/1966
                                                                                       Clifton et al.
                    2924/01082; H01L 2924/1205; H01L
                                                                 3,268,662 A
                                                                                8/1966
                                                                                       Jackel
                     2924/1206; H01L 2924/1207; H01L
                                                                 3,289,452
                                                                               12/1966
                                                                                       Koellner
                    2924/1461; H01L 2924/15192; H01L
                                                                 3,295,729
                                                                                1/1967
                                                                                       Egli
                                                                         Α
                   2924/15311; H01L 2924/16251; H01L
                                                                 3,300,780 A
                                                                                1/1967
                                                                                       Mason
                                                                 3,303,997 A
                                                                                2/1967
                                                                                       Welch et al.
                   2924/19041; H01L 2924/19042; H01L
                                                                 3,313,528 A
                                                                                4/1967
                                                                                       Touzalin et al.
                   2924/19043; H01L 2924/19103; H01L
                                                                                5/1967
                                                                 3,316,838 A
                                                                                       De Feuchin
                    2924/2076; H01L 2924/20751; H01L
                                                                 3,329,224 A
                                                                                7/1967
                                                                                       Waters
                   2924/20756; H01L 2924/20757; H01L
                                                                 3,332,270 A
                                                                                7/1967
                                                                                       Jordans
                   2924/20758; H01L 2924/20759; H01L
                                                                 3,334,247
                                                                                8/1967
                                                                                       Hodges
                                                                 3,358,627 A
                                                                               12/1967
                                                                                       Bialv
                    2924/3841; H01L 2924/01322; H01L
                                                                 3,358,897 A
                                                                               12/1967
                                                                                       Christensen
                      2924/00; H01L 2924/15787; H01L
                                                                 3,362,520 A
                                                                                1/1968
                                                                                       Rudolph et al.
                     2924/181; H01L 2924/15788; H01L
                                                                 3,362,525 A
                                                                                1/1968
                                                                                       Fehr
                   2924/12042; H01L 2924/01029; H01L
                                                                 3,376,769 A
                                                                                4/1968
                                                                                       Garvin
                                                                                6/1968
                       2224/131; H01L 2924/014; H01L
                                                                 3,388,333 A
                                                                                       Scribner
                                                                 3,395,199 A
                                                                                7/1968
                                                                                       Brokke et al.
                   2224/05568; H01L 2224/13147; H01L
                                                                 3,399,426 A
                                                                                9/1968
                                                                                       Weasel, Jr.
                   2924/00014; H01L 2224/81825; H01L
                                                                 3,407,448 A
                                                                               10/1968
                                                                                       Tetzlaff et al.
                      2224/1147; H01L 224/0347; H01L
                                                                 3,407,456 A
                                                                               10/1968
                                                                                       Addington
                   2224/05147; H01L 2224/05647; H01L
                                                                 3,410,431 A
                                                                               11/1968
                                                                                       Vik
                                                                3,413,850 A
                                                                               12/1968 Merrifield
                   2224/05124; H01L 2224/05624; H01L
                                                                 3,430,835 A
                                                                                3/1969
                                                                                       Grable et al.
                    2224/0511; H01L 2224/05611; H01L
                                                                3,439,450 A
                                                                                4/1969 Richards
                   2224/05169; H01L 2224/05669; H01L
                                                                 3.458.411 A
                                                                                7/1969
                                                                                       Grotheer et al.
                   2224/05155; H01L 2224/05655; H01L
                                                                 3,469,260 A
                                                                                9/1969
                                                                                       Holt et al.
                   2224/05144; H01L 2224/05644; H01L
                                                                3,469,373 A
                                                                                9/1969 Meyer et al.
```

(56)	Referen	ces Cited		,939,723		2/1976	
HC	DATENIT	DOCLIMENTO		,946,380 ,951,773			Ohnishi et al. Claessens et al.
0.5	. PATENT	DOCUMENTS		.962.282			Emmick
3,472,743 A	10/1969	Rushmere		,962,864			Williams et al.
3,476,503 A		Dingley et al.		,977,440			Phillippi
3,476,506 A	11/1969	Andersen et al.		,979,599			Amemiya
3,476,583 A		Hunter et al.		,987,032 ,989,122		0/1976	Jenkins
3,486,545 A 3,489,182 A		Wittneben et al. Cameron		,067,104		1/1978	
3,489,676 A		Geyer et al.		,072,816	A	2/1978	Gedney et al.
3,495,914 A	2/1970			,213,556			Persson et al.
3,507,104 A		Kline et al.		,327,860			Kirshenboin et al. Elles et al.
3,509,639 A		Arendt Hotine		437.604			Razon et al.
3,514,847 A 3,515,355 A		Wagner		,604,644			Beckham et al.
3,522,018 A		Grafen et al.		,642,889			Grabbe
3,526,655 A		Argabright		,667,267			Hernandez et al.
3,531,784 A		Underhill		,695,870 ,716,049		9/1987 2/1987	
3,545,228 A 3,550,666 A		Dinger et al. Menell et al.		725,692			Ishii et al.
3,555,918 A		Bendall		,771,930			Gillotti et al.
3,560,117 A		Valbjorn et al.		,793,814			Zifcak et al.
3,563,205 A	2/1971			,804,132 ,845,354			DiFrancesco Gupta et al.
3,563,217 A 3,573,458 A	2/19/1 4/1971	Bartels		.902.600			Tamagawa et al.
3,578,754 A		Kusuda et al.		,924,353		5/1990	
3,581,276 A		Newman		,925,083			Farassat et al.
3,581,283 A		Reddel et al.		,955,523			Carlommagno et al.
3,623,649 A		Keisling		,975,079 ,982,265			Beaman et al. Watanabe et al.
3,624,653 A 3,630,730 A		Kelly et al. Stewart et al.		,998,885			Beaman et al.
3,639,303 A		Penfold	4.	,999,472	A		Neinast et al.
3,647,310 A	3/1972	Morse		,067,007			Otsuka et al.
3,650,013 A		Boers et al.		,067,382			Zimmerman et al. DiFrancesco
3,653,170 A		Sheckler		,085,097		3/1992	
3,684,007 A 3,686,268 A	8/1972 8/1972	Jobert et al.		,133,495		7/1992	Angulas et al.
3,687,988 A		Chen et al.		,138,438			Masayuki et al.
3,693,363 A		Van den Kroonenberg		,148,265			Khandros et al.
3,696,305 A		Mitchell et al.		,148,266		2/1993	Khandros et al.
3,699,730 A 3,708,403 A		Humphrey Koger et al.		,189,505			Bartelink
3,762,078 A		Wetherbee	5.	,196,726	A		Nishiguchi et al.
3,765,287 A	10/1973			,203,075			Angulas et al.
3,774,317 A		Balamuth et al.		,214,308 ,220,489			Nishiguchi et al. Barreto et al.
3,774,467 A 3,774,473 A		Leonard et al. Mitchell		,222,014		6/1993	
3,774,494 A		Reid, Sr. et al.		238,173			Ura et al.
3,777,787 A		Anderson		,241,454			Ameen et al.
3,777,797 A		Anderson		,241,456 ,316,788			Marcinkiewicz et al. Dibble et al.
3,778,406 A	12/1973 12/1973	Klotzer et al.		,340,771			Rostoker
3,780,746 A 3,787,926 A	1/1974			,346,118			Degani et al.
3,790,757 A	2/1974		5.	,371,654	A 1	2/1994	Beaman et al.
3,795,037 A		Luttmer		,397,997			Tuckerman et al.
3,800,941 A		Powell		,455,390			Papageorge et al. DiStefano et al.
3,812,575 A 3,815,257 A	6/1974	Hedman Freze		,468,995			Higgins, III
3,825,552 A		Davies et al.		,476,211	A 1	2/1995	Khandros
3,828,665 A	8/1974	Ogura et al.		,494,667			Uchida et al.
3,828,668 A		Zugeie		,495,667 ,518,964			Farnworth et al. DiStefano et al.
3,844,619 A 3,856,235 A	10/1974	Haller Wallace		,531,022			Beaman et al.
3,864,166 A		Barker et al.		,536,909			DiStefano et al.
3,867,499 A		Morgan		,541,567			Fogel et al.
3,874,910 A		Altmann et al.		,571,428 ,578,869			Nishimura et al. Hoffman et al.
3,897,565 A		Hotta et al.		,608,265			Kitano et al.
3,900,153 A 3,900,530 A		Beerwerth et al. Crawford		,615,824			Fjelstad et al.
3,902,869 A		Friberg et al.	5.	,616,952	A	4/1997	Nakano et al.
3,902,950 A	9/1975	Tung et al.		,635,846			Beaman et al.
3,906,408 A		Siekanowicz		,656,550			Tsuji et al.
3,908,785 A 3,909,181 A		Vaughen van de Rovaart et al.		,659,952 ,679,977			Kovac et al. Khandros et al.
3,917,098 A		Acton et al.		,688,716			DiStefano et al.
3,930,256 A		Amemiya		,718,361			Braun et al.
3,933,598 A	1/1976			,726,493			Yamashita et al.
3,933,608 A	1/1976	Haas et al.	5.	,731,709	A	3/1998	Pastore et al.

(56)		Referen	ces Cited	6,407,456		6/2002	
	II	S PATENT	DOCUMENTS	6,410,431 6,413,850			Bertin et al. Ooroku et al.
	O	.b. TATENT	DOCOMENTS	6,439,450			Chapman et al.
	5,736,780 A	4/1998	Murayama	6,458,411		10/2002	
	5,736,785 A	4/1998	Chiang et al.	6,469,260			Horiuchi et al.
	5,766,987 A		Mitchell et al.	6,469,373 6,472,743			Funakura et al. Huang et al.
	5,787,581 A 5,801,441 A		DiStefano et al. DiStefano et al.	6,476,503			Imamura et al.
	5,802,699 A		Fjelstad et al.	6,476,506	В1	11/2002	O'Connor
	5,811,982 A		Beaman et al.	6,476,583			McAndrews
	5,821,763 A		Beaman et al.	6,486,545 6,489,182		11/2002 12/2002	Glenn et al.
	5,830,389 A 5,831,836 A		Capote et al.	6,489,676	B2	12/2002	Taniguchi et al.
	5,839,191 A		Long et al. Economy et al.	6,495,914		12/2002	
	5,854,507 A		Miremadi et al.	6,507,104			Ho et al.
	5,874,781 A		Fogal et al.	6,509,639		1/2003	
	5,898,991 A		Fogel et al.	6,514,847 6,515,355		2/2003 2/2003	Ohsawa et al. Jiang et al.
	5,908,317 A 5,912,505 A		Heo Itoh et al.	6,522,018		2/2003	Tay et al.
	5,948,533 A	9/1999	Gallagher et al.	6,550,666		2/2003	Chew et al.
	5,953,624 A		Bando et al.	6,526,655		3/2003	
	5,971,253 A		Gilleo et al.	6,531,784 6,538,336		3/2003 3/2003	
	5,973,391 A		Bischoff et al.	6,545,228			Secker et al. Hashimoto
	5,977,618 A 5,977,640 A		DiStefano et al. Bertin et al.	6,555,918		4/2003	
	5,980,270 A		Fjelstad et al.	6,560,117		5/2003	Moon
	5,989,936 A		Smith et al.	6,563,205			Fogal et al.
	5,994,152 A		Khandros et al.	6,563,217		5/2003 6/2003	Corisis et al. Matsubara et al.
	6,000,126 A			6,573,458 6,578,754		6/2003	Tung
	6,002,168 A 6,032,359 A		Bellaar et al.	6,581,276		6/2003	Chung
	6,038,136 A			6,581,283	B2	6/2003	Sugiura et al.
	6,052,287 A		Palmer et al.	6,624,653		9/2003	
	6,054,337 A		Solberg	6,630,730 6,639,303		10/2003 10/2003	
	6,054,756 A		DiStefano et al. Hayes et al.	6,647,310		11/2003	
	6,077,380 A 6,117,694 A		Smith et al.	6,650,013			Yin et al.
	6,121,676 A		Solberg	6,653,170		11/2003	
	6,124,546 A		Hayward et al.	6,684,007		1/2004	
	6,133,072 A			6,686,268 6,687,988		2/2004 2/2004	Farnworth et al. Sugiura et al.
	6,145,733 A 6,157,080 A		Streckfuss et al. Tamaki et al.	6,693,363		2/2004	Tay et al.
	6,158,647 A		Chapman et al.	6,696,305	B2	2/2004	
	6,164,523 A		Fauty et al.	6,699,730		3/2004	Kim et al.
	6,168,965 B		Malinovich et al.	6,708,403 6,720,783		3/2004 4/2004	Beaman et al. Satoh et al.
	6,177,636 B		Fjelstad	6,730,544		5/2004	Yang
	6,180,881 B 6,194,250 B		Melton et al.	6,733,711		5/2004	Durocher et al.
	6,194,291 B		DiStefano et al.	6,734,539			Degani et al.
	6,202,297 B		Faraci et al.	6,734,542 6,740,980		5/2004 5/2004	
	6,206,273 B		Beaman et al.	6,740,980			Hosomi
	6,208,024 B 6,211,572 B		DiStefano Fjelstad et al.	6,741,085			Khandros et al.
	6,211,574 B		Tao et al.	6,746,894	B2	6/2004	Fee et al.
	6,215,670 B	4/2001	Khandros	6,754,407		6/2004	
	6,218,728 B		Kimura	6,756,252 6,756,663		6/2004	Nakanishi Shiraishi et al.
	6,225,688 B 6,238,949 B		Kim et al. Nguyen et al.	6,759,738			Fallon et al.
	6,258,625 B		Brofman et al.	6,762,078	B2		Shin et al.
	6,260,264 B		Chen et al.	6,765,287		7/2004	
	6,262,482 B		Shiraishi et al.	6,774,317 6,774,467			Fjelstad Horiuchi et al.
	6,268,662 B		Test et al.	6,774,473		8/2004	Shen
	6,295,729 B 6,300,780 B		Beaman et al. Beaman et al.	6,774,494		8/2004	Arakawa
	6,303,997 B		Lee et al.	6,777,787		8/2004	Shibata
	6,313,528 B	1 11/2001		6,777,797		8/2004	Egawa
	6,316,838 B		Ozawa et al.	6,778,406 6,780,746			Eldridge et al. Kinsman et al.
	6,329,224 B 6,332,270 B	12/2001 2 12/2001	Nguyen et al. Beaman et al.	6,787,926			Chen et al.
	6,334,247 B		Beaman et al.	6,790,757			Chittipeddi et al.
	6,358,627 B		Benenati et al.	6,800,941	B2	10/2004	Lee et al.
	6,362,520 B		DiStefano	6,812,575			Furusawa
	6,362,525 B			6,815,257		11/2004	Yoon et al.
	6,376,769 B			6,825,552			Light et al.
	6,388,333 B 6,395,199 B		Taniguchi et al. Krassowski et al.	6,828,665 6,828,668		12/2004	Pu et al. Smith et al.
	6,399,426 B		Capote et al.	6,844,619		1/2005	Tago
	6,407,448 B			6,856,235			Fjelstad
	. ,						-

(56)	56) References Cited				Campbell et al. Wood et al.
	U.S. PATEN	T DOCUMENTS	7,321,164 B2	1/2008	Hsu
6.064.166	D1 2/200	5 37 · 1	7,323,767 B2 7,327,038 B2		James et al. Kwon et al.
6,864,166 6,867,499		5 Yin et al. 5 Tabirzi	7,342,803 B2		Inagaki et al.
6,874,910		5 Sugimoto et al.	7,344,917 B2		Gautham
6,897,565		5 Pflughaupt et al.	7,345,361 B2 7,355,289 B2		Malik et al. Hess et al.
6,900,530 6,902,869		5 Tsai 5 Appelt et al.	7,365,416 B2		Kawabata et al.
6,902,950	B2 6/200	5 Ma et al.	7,368,924 B2		Beaman et al. Hembree
6,906,408 6,908,785		5 Cloud et al. 5 Kim	7,371,676 B2 7,372,151 B1		Fan et al.
6,909,181		5 Aiba et al.	7,378,726 B2		Punzalan et al.
6,917,098		5 Yamunan	7,390,700 B2 7,391,105 B2	6/2008	Gerber et al. Yeom
6,930,256 6,933,598		5 Huemoeller et al5 Karnezos	7,391,121 B2		Otremba
6,933,608	B2 8/200	5 Fujisawa	7,416,107 B2		Chapman et al. Corisis et al.
6,939,723 6,946,380		5 Corisis et al. 5 Takahashi	7,425,758 B2 7,453,157 B2		Haba et al.
6,951,773		5 Ho et al.	7,456,091 B2		Kuraya et al.
6,962,282		5 Manansala		11/2008 12/2008	Pohl et al. Saeki
6,962,864 6,977,440		5 Jeng et al.5 Pflughaupt et al.			Haba et al.
6,979,599	B2 12/200	5 Silverbrook	7,476,608 B2	1/2009 1/2009	Craig et al.
6,987,032 6,989,122		6 Fan et al. 6 Pham et al.	7,476,962 B2 7,485,562 B2		Chua et al.
7,009,297		6 Chiang et al.	7,485,969 B2		Corisis et al.
7,017,794	B2 3/200	6 Nosaka	7,495,179 B2 7,495,342 B2	2/2009	Kubota et al. Beaman et al.
7,021,521 7,045,884		6 Sakurai et al. 6 Standing	7,495,644 B2		Hirakata
7,051,915	B2 5/200	6 Mutaguchi	7,504,284 B2		Ye et al.
7,052,935 7,053,477		6 Pai et al. 6 Kamezos et al.	7,504,716 B2 7,517,733 B2	3/2009 4/2009	Abbott Camacho et al.
7,053,477		6 Bang et al.	7,527,505 B2	5/2009	
7,061,079		6 Weng et al.	7,528,474 B2 7,535,090 B2	5/2009	Lee Furuyama et al.
7,061,097 7,067,911		6 Yokoi 6 Lin et al.	7,537,962 B2	5/2009	Jang et al.
7,071,028	B2 7/200	6 Koike et al.	7,538,565 B1		Beaman et al.
7,071,547 7,071,573		6 Kang et al. 6 Lin	7,547,624 B2 7,550,836 B2		Tanaka Chou et al.
7,078,788		6 Vu et al.	7,560,360 B2	7/2009	Cheng et al.
7,078,822		6 Dias et al.	7,564,116 B2 7,576,415 B2	7/2009 8/2009	Ahn et al. Cha et al.
7,095,105 7,112,520		6 Cherukuri et al. 6 Lee et al.	7,576,439 B2	8/2009	Craig et al.
7,115,986	B2 10/200	6 Moon et al.	7,578,422 B2 7,582,963 B2		Lange et al. Gerber et al.
7,119,427 7,121,891		6 Kim 6 Cherian	7,582,503 B2 7,589,394 B2		Kawano
7,138,722	B2 11/200	6 Miyamoto et al.	7,592,638 B2	9/2009	
7,170,185		7 Hogerton et al. 7 Haba et al.	7,595,548 B2 7,605,479 B2	9/2009	Shirasaka et al. Mohammed
7,176,043 7,176,506		7 Beroz et al.	7,612,638 B2	11/2009	Chung et al.
7,176,559		7 Ho et al.		11/2009 12/2009	Mii et al.
7,185,426 7,187,072		7 Hiner et al. 7 Fukitomi et al.			Yoshimura et al.
7,190,061	B2 3/200	7 Lee			Dai et al.
7,198,980 7,198,987		7 Jiang et al. 7 Warren et al.	7,635,765 B1 1 7,642,133 B2		Scanlan et al. Wu et al.
7,205,670		7 Oyama	7,646,102 B2	1/2010	Boon
7,215,033		7 Lee et al.	7,659,612 B2 7,659,617 B2		Hembree et al. Kang et al.
7,216,794 7,225,538		7 Lange et al. 7 Eldridge et al.	7,663,226 B2	2/2010	Cho et al.
7,227,095	B2 6/200	7 Roberts et al.	7,670,940 B2 7,671,457 B1		Mizukoshi et al. Hiner et al.
7,229,906 7,233,057		7 Babinetz et al. 7 Hussa	7,671,459 B2		Corisis et al.
7,242,081		7 Lee	7,675,152 B2	3/2010	Gerber et al.
7,246,431		7 Bang et al.	7,677,429 B2 7.682.960 B2	3/2010	Chapman et al. Wen
7,256,069 7,259,445		7 Akram et al. 7 Lau et al.	7,682,962 B2	3/2010	Hembree
7,262,124	B2 8/200	7 Fujisawa	7,683,460 B2		Heitzer et al.
7,262,506 7,268,421		7 Mess et al. 7 Lin	7,683,482 B2 7,692,931 B2		Nishida et al. Chong et al.
7,276,785	B2 10/200	7 Bauer et al.	7,696,631 B2	4/2010	Beaulieu et al.
7,276,799		7 Lee et al.	7,706,144 B2	4/2010	
7,287,322 7,290,448		7 Mathieu et al. 7 Shirasaka et al.	7,709,968 B2 7,719,122 B2		Damberg et al. Tsao et al.
7,294,920	B2 11/200	7 Chen et al.	7,723,839 B2	5/2010	Yano et al.
7,294,928		7 Bang et al.	7,728,443 B2		Hembree
7,298,033	в2 11/200	7 Yoo	7,737,545 B2	0/2010	Fjelstad et al.

(56)		Referen	ces Cited	8,076,770			Kagaya et al.
	II	S PATENT	DOCUMENTS	8,080,445 8,084,867		12/2011 12/2011	
	O	.b. IAILNI	DOCOMENTS	8,092,734	B2	1/2012	Jiang et al.
	7,750,483 B		Lin et al.	8,093,697			Haba et al. Shin et al.
	7,757,385 B 7,759,782 B		Hembree Haba et al.	8,106,498 8,115,283			Bolognia et al.
	7,777,238 B	2 8/2010	Nishida et al.	8,119,516		2/2012	Endo
	7,777,328 B		Enomoto	8,120,054 8,120,186		2/2012 2/2012	Seo et al.
	7,777,351 B 7,780,064 B		Berry et al. Wong et al.	8,138,584			Wang et al.
	7,781,877 B	2 8/2010	Jiang et al.	8,143,141		3/2012	Sun et al.
	7,795,717 B 7,800,233 B		Goller Kawano et al.	8,143,710 8,158,888		3/2012 4/2012	Shen et al.
	7,800,233 B		Lee et al.	8,169,065	B2	5/2012	Kohl et al.
	7,808,093 B	2 10/2010	Kagaya et al.	8,174,119 8,183,682		5/2012	Pendse Groenhuis et al.
	7,808,439 B 7,815,323 B		Yang et al.	8,183,684			Nakazato
	7,834,464 B		Meyer et al.	8,193,034			Pagaila et al.
	7,838,334 B		Yu et al.	8,194,411 8,198,716			Leung et al. Periaman et al.
	7,842,541 B 7,850,087 B		Rusli et al. Hwang et al.	8,207,604			Haba et al.
	7,851,259 B	2 12/2010	Kim	8,213,184			Knickerbocker
	7,855,462 B		Boon et al.	8,217,502 8,225,982		7/2012 7/2012	Pirkle et al.
	7,855,464 B 7,857,190 B		Shikano Takahashi et al.	8,232,141	B2	7/2012	Choi et al.
	7,859,033 B	2 12/2010	Brady	8,237,257		8/2012	
	7,872,335 B 7,876,180 B		Khan et al. Uchimura	8,258,010 8,258,015			Pagaila et al. Chow et al.
	7,880,290 B			8,263,435	B2	9/2012	Choi et al.
	7,892,889 B	2/2011	Howard et al.	8,264,091 8,269,335		9/2012 9/2012	Cho et al.
	7,898,083 B 7,901,989 B		Castro Haba et al.	8,209,333		10/2012	Ding et al.
	7,902,644 B		Huang et al.	8,288,854		10/2012	Weng et al.
	7,902,652 B		Seo et al.	8,293,580 8,299,368		10/2012	Kim et al.
	7,910,385 B 7,911,805 B		Kweon et al. Haba	8,304,900			Jang et al.
	7,919,846 B	2 4/2011	Hembree	8,314,492		11/2012	
	7,919,871 B 7,923,295 B		Moon et al. Shim et al.	8,315,060 8,318,539			Morikita et al. Cho et al.
	7,923,293 B 7,923,304 B		Choi et al.	8,319,338	B1	11/2012	Berry et al.
	7,928,552 B	4/2011	Cho et al.	8,324,633 8,330,272		12/2012 12/2012	McKenzie et al.
	7,932,170 B 7,934,313 B		Huemoeller et al. Lin et al.	8,349,735			Pagaila et al.
	7,939,934 B		Haba et al.	8,354,297		1/2013	Pagaila et al.
	7,943,436 B		McElvain	8,362,620 8,372,741		1/2013 2/2013	Pagani Co et al.
	7,944,034 B 7,956,456 B		Gerber et al. Gurrum et al.	8,390,108		3/2013	Cho et al.
	7,960,843 B	6/2011	Hedler et al.	8,390,117		3/2013	Shimizu et al. Eun
	7,964,956 B 7,967,062 B		Bet-Shliemoun Campbell et al.	8,395,259 8,399,972		3/2013 3/2013	Hoang et al.
	7,974,099 B	7/2011	Grajcar	8,404,520	B1	3/2013	Chau et al.
	7,977,597 B	2 7/2011	Robert et al.	8,409,922 8,415,704			Camacho et al. Ivanov et al.
	7,990,711 B 7,994,622 B	8/2011 2 8/2011	Andry et al. Mohammed et al.	8,419,442	B2		Horikawa et al.
	8,004,074 B		Mori et al.	8,420,430			Chiu et al.
	8,004,093 B		Oh et al.	8,435,899 8,450,839			Miyata et al. Corisis et al.
	8,008,121 B 8,012,797 B		Choi et al. Shen et al.	8,476,115	B2	7/2013	Choi et al.
	8,017,437 B	9/2011	Yoo et al.	8,476,770			Shao et al.
	8,017,452 B 8,018,033 B		Ishihara et al. Moriya	8,482,111 8,487,421		7/2013 7/2013	Sato et al.
	8,018,065 B			8,492,201	B2		Pagaila et al.
	8,020,290 B		Sheats	8,502,387 8,507,297			Choi et al. Iida et al.
	8,021,907 B 8,035,213 B		Pagaila et al. Lee et al.	8,508,045	B2		Khan et al.
	8,039,316 B	2 10/2011	Chi et al.	8,518,746			Pagaila et al.
	8,039,960 B 8,039,970 B		Lin Yamamori et al.	8,520,396 8,525,214			Schmidt et al. Lin et al.
	8,039,970 B 8,048,479 B		Hedler et al.	8,525,314	B2	9/2013	Haba et al.
	8,053,814 B	2 11/2011	Chen et al.	8,525,318			Kim et al.
	8,053,879 B 8,053,906 B		Lee et al. Chang et al.	8,552,556 8,558,379		10/2013 10/2013	Kim et al.
	8,058,101 B		Haba et al.	8,558,392			Chua et al.
	8,063,475 B	2 11/2011	Choi et al.	8,564,141	B2	10/2013	Lee et al.
	8,071,424 B		Kang et al.	8,567,051 8,569,892		10/2013	
	8,071,431 B 8,071,470 B		Hoang et al. Khor et al.	8,580,607		11/2013	Mori et al. Haba
	8,076,765 B		Chen et al.	8,598,717		12/2013	

(56)	Referen	ces Cited	9,093,435 B2		Sato et al.
TI	I C DATENIT	DOCLIMENTS	9,095,074 B2 9,105,483 B2		Haba et al. Chau et al.
U	.s. PATENT	DOCUMENTS	9,105,552 B2		Yu et al.
8,618,646 H	32 12/2013	Sasaki et al.	9,117,811 B2	8/2015	
8,618,659 E		Sato et al.	9,123,664 B2	9/2015	
8,624,374 H		Ding et al.	9,128,123 B2		Liu et al.
8,633,059 E	32 1/2014	Do et al.	9,136,254 B2		Zhao et al.
8,637,991 H			9,142,586 B2 9,153,562 B2	9/2015	Wang et al. Haba et al.
8,642,393 H		Yu et al.	9,167,710 B2		Mohammed et al.
8,646,508 H 8,653,626 H	32 2/2014 32 2/2014	Kawada Lo et al.	9,171,790 B2		Yu et al.
8,653,668 H		Uno et al.	9,177,832 B2		Camacho
8,653,676 H		Kim et al.	9,196,586 B2		Chen et al.
8,659,164 H			9,196,588 B2	11/2015	
8,664,780 H		Han et al.	9,209,081 B2 9,214,434 B1		Lim et al. Kim et al.
8,669,646 H 8,670,261 H		Tabatabai et al. Crisp et al.	9,224,647 B2		Koo et al.
8,680,662 H		Haba et al.	9,224,717 B2		Sato et al.
8,680,677 H		Wyland	9,258,922 B2		Chen et al.
8,680,684 H	3/2014	Haba et al.	9,263,394 B2		Uzoh et al.
8,685,792 H		Chow et al.	9,263,413 B2 9,299,670 B2		Mohammed Yap et al.
8,686,570 H		Semmelmeyer et al.	9,299,670 B2 9,318,449 B2		Hasch et al.
8,697,492 H 8,723,307 H		Haba et al. Jiang et al.	9,318,452 B2		Chen et al.
8,728,865 E		Haba et al.	9,324,696 B2		Choi et al.
8,729,714 H			9,330,945 B2		Song et al.
8,742,576 H	32 6/2014	Thacker et al.	9,349,706 B2		Co et al.
8,742,597 H		Nickerson	9,362,161 B2 9,373,527 B2		Chi et al. Yu et al.
8,766,436 H		Delucca et al.	9,378,982 B2		Lin et al.
8,772,152 E 8,772,817 E		Co et al.	9,379,074 B2		Uzoh et al.
8,785,245 H			9,379,078 B2	6/2016	Yu et al.
8,791,575 H		Oganesian et al.	9,401,338 B2		Magnus et al.
8,791,580 H		Park et al.	9,405,064 B2		Herbsommer et al.
8,796,135 H		Oganesian et al.	9,412,661 B2 9,418,940 B2		Lu et al. Hoshino et al.
8,796,846 E 8,802,494 E		Lin et al. Lee et al.	9,418,971 B2		Chen et al.
8,810,031 H		Chang et al.	9,437,459 B2		Carpenter et al.
8,811,055 H			9,443,797 B2		Marimuthu et al.
8,816,404 H		Kim et al.	9,449,941 B2 9,461,025 B2		Tsai et al. Yu et al.
8,816,505 H	32 8/2014	Mohammed et al.	9,484,331 B2		Paek et al.
8,835,228 H 8,836,136 H		Mohammed Chau et al.	9,496,152 B2		Cho et al.
8,836,140 H		Ma et al.	9,502,390 B2		Caskey et al.
8,836,147 E	32 9/2014	Uno et al.	9,508,622 B2		Higgins
8,841,765 H	32 9/2014	Haba et al.	9,559,088 B2 9,570,382 B2	2/2017	Gonzalez et al.
8,846,521 H 8,847,376 H		Sugizaki Oganesian et al.	9,583,456 B2*		Uzoh H01L 28/40
8,853,558 H		Gupta et al.	9,601,454 B2		Zhao et al.
8,878,353 H		Haba et al.	9,653,428 B1	5/2017	
8,881,086 H	32 11/2014	McElvain	9,653,442 B2		Yu et al. Bakalski et al.
8,884,416 H		Lee et al.	9,659,877 B2 9,663,353 B2		Ofner et al.
8,893,380 E 8,907,466 E		Kim et al.	9,685,365 B2		Mohammed
8,907,500 E		Haba et al.	9,735,084 B2		Katkar et al.
8,912,651 H		Yu et al.	9,788,466 B2	10/2017	
8,916,781 H		Haba et al.	9,812,402 B2		Awujoola et al.
8,922,005 H		Hu et al.	9,842,798 B2 9,859,203 B2		Marimuthu et al. Kim et al.
8,923,004 E 8,927,337 E		Low et al. Haba et al.	9,871,599 B2		Chen et al.
8,937,309 H		England et al.	10,026,717 B2 *		Uzoh H01L 24/97
8,940,630 H		Damberg et al.	10,079,225 B2		Lin et al.
8,940,636 H		Pagaila et al.	10,115,671 B2		Shenoy et al.
8,946,757 H		Mohammed et al.	10,115,678 B2 10,181,457 B2		Awujoola et al. Prabhu et al.
8,948,712 H 8,963,339 H		Chen et al. He et al.	2001/0042925 A1		Yamamoto et al.
8,970,049 H		Karnezos	2002/0014004 A1		Beaman et al.
8,975,726 E			2002/0125556 A1		Oh et al.
8,978,247 H		Yang et al.	2002/0171152 A1		Miyazaki
8,981,559 H		Hsu et al.	2003/0006494 A1		Lee et al.
8,987,132 E		Gruber et al.	2003/0048108 A1 2003/0057544 A1		Beaman et al. Nathan et al.
8,988,895 H 8,993,376 H		Mohammed et al. Camacho et al.	2003/003/344 A1 2003/0094666 A1		Clayton et al.
9,006,031 H		Camacho et al.	2003/0054000 A1 2003/0162378 A1		Mikami
9,012,263 H		Mathew et al.	2004/0041757 A1	3/2004	Yang et al.
9,041,227 H		Chau et al.	2004/0262728 A1	12/2004	Sterrett et al.
9,054,095 H		Pagaila	2005/0017369 A1		Clayton et al.
9,082,763 H	32 7/2015	Yu et al.	2005/0062492 A1	3/2005	Beaman et al.

(56)		Referen	ces Cited		/0128176			Beaman et al.
	U.S.	PATENT	DOCUMENTS	2009	/0140415 /0166664	A1		Furuta Park et al.
		.,			/0166873 /0189288			Yang et al. Chung et al.
2005/008266			Funaba et al.		0109200			Chung et al.
2005/009583 2005/016181			Humpston et al. Mizukoshi et al.		/0256229			Ishikawa et al.
2005/017380			Zhu et al.		/0315579		12/2009	Beaman et al.
2005/017623			Joshi et al.		/0032822			Liao et al.
2006/008701	3 A1	4/2006			/0044860			Haba et al.
2006/021686			Yang et al.		/0078795 /0193937			Dekker et al. Nagamatsu et al.
2006/025544		1/2006	Lee et al.		/0200981			Huang et al.
2007/001008 2007/008036			Mirsky et al.		/0258955			Miyagawa et al.
2007/016445			Yamaguchi et al.		/0289142		11/2010	Shim et al.
2007/019074		8/2007			/0314748			Hsu et al.
2007/025440		11/2007			/0327419 /0042699			Muthukumar et al. Park et al.
2007/027178 2007/029032			Beaman et al. Wu et al.		/0042033			Pagaila et al.
2008/000694			Park et al.		/0157834		6/2011	
2008/001796			Choi et al.		/0209908			Lin et al.
2008/002380	05 A1		Howard et al.		/0215472			Chandrasekaran
2008/004226			Merilo et al.		/0001336 /0043655			Zeng et al. Khor et al.
2008/004774			Beaman et al.		/0043033			Hsiao et al.
2008/004869 2008/004869			Beaman et al. Beaman et al.		/0080787			Shah et al.
2008/004869			Beaman et al.	2012	2/0086111	A1		Iwamoto et al.
2008/005443		3/2008			/0126431			Kim et al.
2008/007376			Wu et al.		/0153444			Haga et al. Pawlikowski et al.
2008/010031			Beaman et al.		2/0184116 2/0001797			Choi et al.
2008/010031 2008/010031			Beaman et al. Beaman et al.		/0037936			Choi et al.
2008/010031			Beaman et al.		/0040423		2/2013	
2008/010598			Lee et al.		/0049218			Gong et al.
2008/010628			Beaman et al.		/0087915			Warren et al.
2008/010628			Beaman et al.		/0153646 /0200524		6/2013 8/2013	Han et al.
2008/010628 2008/010628			Beaman et al. Beaman et al.		/0234317			Chen et al.
2008/010628			Beaman et al.		/0256847			Park et al.
2008/010629			Beaman et al.		/0323409			Read et al.
2008/010687			Beaman et al.		/0124949 /0175657			Paek et al. Oka et al.
2008/011156 2008/011156			Beaman et al. Beaman et al.		/0225248			Henderson et al.
2008/011157			Beaman et al.		/0239479		8/2014	
2008/011214		5/2008	Beaman et al.		/0239490		8/2014	
2008/011214			Beaman et al.		/0312503 /0076714		10/2014	Seo Haba et al.
2008/011214			Beaman et al.		/0130054			Lee et al.
2008/011214 2008/011214			Beaman et al. Beaman et al.		/0340305		11/2015	
2008/011214			Beaman et al.		/0380376			Mathew et al.
2008/011691			Beaman et al.		/0301436			Uzoh H01L 28/40
2008/011691			Beaman et al.	2019	/0148344	Al*	5/2019	Uzoh H01L 28/40
2008/011691 2008/011691			Beaman et al. Beaman et al.					257/414
2008/011691			Beaman et al.		FO	REIG	N PATE	NT DOCUMENTS
2008/011761	1 A1		Beaman et al.		10.	ittio	111111	TO DOCUMENTS
2008/011761			Beaman et al.	CN		1877	824 A	12/2006
2008/011761 2008/012187			Beaman et al. Beaman et al.	CN			241 A	4/2009
2008/012331			Beaman et al.	CN CN			9375 A	6/2009
2008/012332			Beaman et al.	CN			516 A 959 A	3/2010 9/2010
2008/012331			Beaman et al.	CN			418 A	1/2012
2008/013209			Beaman et al.	DE	1020		461 A1	9/2010
2008/015651 2008/016459			Honer et al. Wu et al.	EP			058	6/1999
2008/016954		7/2008		EP EP			058 0414 A	6/1999 8/2004
2008/021770			Reisner et al.	EP			9414 A1	8/2004
2008/024612			Bowles et al.	EP			158 A1	9/2010
2008/028039 2008/028404			Lee et al. Gerber et al.	JP	S	51050		5/1976
2008/030315			Oi et al.	JP JP			069 A	10/1984 6/1986
2008/030830	5 A1	12/2008	Kawabe	JР JР			5062 A 5062 A	6/1986
2009/000879			Eng et al.	JP	3		338 A	7/1987
2009/001487		1/2009 2/2009	Youn et al.	JP			338 A	7/1987
2009/003291 2009/008518			Byun et al.	JP JP	(52-226 32226	5307 5307 A	10/1987 10/1987
2009/009100			Corisis et al.	JР JР			2769 A	1/1989
2009/010206	53 A1	4/2009	Lee et al.	JP		64-71	162	3/1989
2009/012768	86 A1	5/2009	Yang et al.	JP		3471	162 A	3/1989

US RE49,987 E

Page 10

(56)	References Cite		JP	2009044110	A	2/2009		
	FOREIGN PATENT DOC		JP JP	2009506553 2009506553	Δ	2/2009 2/2009		
	FOREIGN PATENT DOC		JР	2009508324		2/2009		
JP	1118364 5/1989		JP	2009064966		3/2009		
ĴР	1118364 A 5/1989		JP	2009088254		4/2009		
JP	H04-346436 A 12/1992		JP	2009111384		5/2009		
JР	H104-346436 A 12/1992	'	JP JP	2009528706 2009260132		8/2009 11/2009		
JP JP	06268015 A 9/1994 H06268101 A 9/1994		JР	2010103129		5/2010		
JР	H106268101 A 9/1994	•	JР	2010135671		6/2010		
JР	H06333931 A 12/1994		JP	20100062315		6/2010		
JР	H106333931 A 12/1994		JP	2010192928		9/2010		
JР	07122787 A 5/1995	·	JP JP	2010199528 2010206007		9/2010 9/2010		
JР	09505439 5/1997		JP	2010200007		4/2011		
JP JP	H1065054 A 3/1998 H11065054 A 3/1998	· .	JР	2011166051		8/2011		
JР	H10135220 A 5/1998	;	JP	2004319892		11/2014		
JР	H10135221 A 5/1998	;	JP	2005011874		1/2015		
JP	H110135220 A 5/1998		KR	100265563		9/2000		
JР	H110135221 A 5/1998		KR KR	20010061849 20010094894		7/2001 11/2001		
JP JP	11074295 A 3/1999 11135663 A 5/1999	1	KR	100393102	11	7/2002		
JР	H111145323 A 5/1999		KR	20020058216	A	7/2002		
JР	11251350 A 9/1999	,]	KR	20060064291		6/2006		
JР	H11260856 A 9/1999	-		10-2007-0058680		6/2007		
JР	H111260856 A 9/1999		KR KR	20070058680 20080020069		6/2007 3/2008		
JР	11317476 11/1999	5	KR	100865125		10/2008		
JP JP	2000156461 A 6/2000 2000323516 A 11/2000		KR	20080094251		10/2008		
JР	3157134 B2 4/2001		KR	100886100	B1	2/2009		
JР	2001196407 A 7/2001]	KR	20090033605		4/2009		
JР	2001326236 A 11/2001]	KR	20090123680		12/2009		
JP	2002050871 A 2/2002	'	KR	20100033012 10-2010-0050750		3/2010		
JР	2002289769 A 10/2002	·	KR KR	20100050750		5/2010 5/2010		
JP JP	2003122611 A 4/2003 2003174124 A 6/2003	· .	KR	20100050750		6/2010		
JР	2003174124 A 6/2003 2003197668 A 7/2003		KR	101011863		1/2011		
JР	2003307897 A 10/2003	,]	KR	20010061849		7/2011		
JP	2003318327 A 11/2003		KR	20120075855		7/2012		
JР	2004031754 A 1/2004		KR KR	101215271 20130048810		12/2012 5/2013		
JР	2004047702 A 2/2004		KR KR	20150048810		2/2015		
JP JP	2004048048 A 2/2004 2004172157 A 6/2004	· · · · · · · · · · · · · · · · · · ·	TW	200539406		12/2005		
JР	2004172137 A		TW	200721327		6/2007		
ĴΡ	2004281514 A 10/2004		ΓW	200810079		2/2008		
JP	2004327855 A 11/2004		TW	200849551		12/2008		
ΊΡ	2004327856 A 11/2004		ГW ГW	200933760 201023277		8/2009 6/2010		
JP JP	2004343030 A 12/2004 2005011874 A 1/2005		TW	201250979		12/2012		
JР	2005011874 A 172003 2005033141 A 2/2005	· ·	TW	I605558		11/2017		
ĴР	2005093551 A 4/2005	1	WO	WO9615458		5/1996		
JP	2003377641 A 6/2005		WO	WO3213256		2/2002		
JР	2005142378 A 6/2005		WO WO	WO33045123 WO2004077525		5/2003 9/2004		
JР	2005175019 A 6/2005	•	WO	2006050691		5/2004		
JP JP	2003426392 A 7/2005 2005183880 A 7/2005	·	wo	WO2006050691		5/2006		
JР	2005183983 A 7/2005	7	WO	WO2007101251	A2	9/2007		
JР	2005203497 A 7/2005	Ţ	WO	WO2007116544		10/2007		
JР	2005302765 A 10/2005		WO WO	WO2008065896		6/2008		
JР	2006108588 A 4/2006	•	wo Wo	WO2008120755 WO2009096950		10/2008 8/2009		
JP JP	2006186086 A 7/2006 2006344917 12/2006	' .	WO	WO2009090930 WO2009158098		12/2009		
JР	2006344917 A 12/2006	·	WO	WO2010014103		2/2010		
ĴР	2007123595 A 5/2007	,	WO	WO2010041630		4/2010		
JP	2007194436 A 8/2007	,	WO	WO2010101163		9/2010		
JР	2007208159 A 8/2007		WO	WO2012067177		5/2012		
JР	2007234845 A 9/2007	ν.	WO WO	WO2013059181 WO2013065895		4/2013 5/2013		
JP JP	2007287922 A 11/2007 2007-335464 12/2007	7	wo	WO2013003893 WO2014107301		7/2014		
JP JP	2007-335464 12/2007 2007335464 A 12/2007							
JР	2007333404 A 12/2007 200834534 A 2/2008			OTHER	ים זם	I ICATION	IC	
JР	2008166439 A 7/2008			OTHER	PUB	LICATION	10	
JP	2008171938 A 7/2008		Internatio	onal Search Repor	t and	Written Oni	nion for A	nnin No
JP	2008235378 A 10/2008	' '		2017/064437, date		-	mon tot Aj	ррш. 1 1 0.
Ъ	2008251794 A 10/2008	· _					12	
JP ID	2008277362 A 11/2008	·		d. No. 13/477,532. Opinion for Appin. 1				od Iu1 15
JP JP	2008306128 A 12/2008 2009004650 A 1/2009		written C 2015.	уршкин ки Аррии.	. 10. PC	/1/UBZU14/U	10120, Gale	A 301. 13,
JI	200500 1 030 A 1/2009	•	2013.					

(56) References Cited

OTHER PUBLICATIONS

Yoon, PhD, Seung Wook, "Next Generation Wafer Level Packaging Solution for 3D Integration," May 2010, STATS OhipPAC Ltd. International Search Report and Written Opinion for Appin. No. PCT/US2016/056526, dated Jan. 20, 2017.

International Search Report and Written Opinion for Appin. No. PCT/US2016/056402, dated Jan. 31, 2017.

International Search Report and Written Opinion for Appin. No. PCT/US2016/068297, dated Apr. 17, 2017.

Japanese Office Action for Appin. No. 2013-509325, dated Oct. 18, 2013.

Japanese Office Action for Appin. No. 2013-520776, dated Apr. 21, 2015.

Japanese Office Action for Appin. No. 2013-520777, dated May 22, 2015.

Meiser, S., "Klein Und Komplex," Elektronik Id Press Ltd, DE, vol. 41, No. 1, Jan. 7, 1992 (Jan. 7, 1992) pp. 72-77, XP000277326, [ISR Appin. No. PCT/US2012/060402, dated Feb. 21, 2013 provides concise stmt. Of relevance).

North Corporation, Processed intra-Layer Interconnection Material for PWBs [Etched Copper Bump with Copper Foil], IMBITM, Version 2001.6, 1 p.

Partial International Search Report from Invitation to Pay Additional Fees for Appin. No. PCT/US2012/028738, dated Jun. 6, 2012. Partial International Search Report for Appin. No. PCT/US2012/060402, dated Feb. 21, 2013.

Partial International Search Report for Appin. No. PCT/US2013/026126, dated Jun. 17, 2013.

Partial International Search Report for Appin. No. PCT/US2013/075672, dated Mar. 12, 2014.

Partial International Search Report for Appin. No. PCT/US2014/014181, dated May 8, 2014.

Partial International Search Report for Appin. No. PCT/US2015/032679, dated Sep. 4, 2015.

Partial International Search Report for Appin. No. PCT/US2015/033004, dated Sep. 9, 2015.

Brochure, "Invensas BVA PoP for Mobile Computing: Ultra High 10 Without TSVs," Invensas Corporation, Jun. 26, 2012,4 pages. EE Times Asia "3D Plus Wafer Level Stack" [online] [Retrieved Aug. 5, 2010] Retrieved from intemet: http://www.aetasia.com/ART_8800428222_280300_NT_DEC52276.htm, 2 pages.

Extended European Search Report for Appin. No. EP13162975, dated Sep. 5, 2013.

IBM et al., "Method of Producing Thin-Film Wirings with Vias," IBM Technical Disclosure Bulletin, Apr. 1, 1989, IBM 7,orp., (Thornwood), US-ISSN 0018-8689, vol. 31, No. 11, pp. 209-210, https://priorart.ip.com.

International Search Report for Appin. No. PCT/US2005/039716, dated Apr. 5, 2006.

International Search Report and Written Opinion for Appin. No. PCT/US2011/024143, dated Sep. 14, 2011.

International Search Report and Written Opinion for Appin. No. PCT/US2011/024143, dated Jan. 17, 2012.

International Search Report and Written Opinion for Appin. No. PCT/US2011/060551, dated Apr. 18, 2012.

International Search Report and Written Opinion for Appin. No. PCT/US2011/044342, dated May 7, 2012.

International Search Report and Written Opinion for Appin. No. PCT/US2011/044346, dated May 11, 2012.

International Search Report and Written Opinion for Appin. No. PCT/US2012/060402, dated Apr. 2, 2013.

International Search Report and Written Opinion for Appin. No. PCT/US2013/026126, dated Jul. 25, 2013.

PC1/US2013/026126, dated Jul. 25, 2013. International Search Report and Written Opinion for Appin. No.

PCT/US2013/052883, dated Oct. 21, 2013. International Search Report and Written Opinion for Appin. No. PCT/US2013/041981, dated Nov. 13, 2013.

International Search Report and Written Opinion for Appin. No. PCT/US2013/053437, dated Nov. 25, 2013.

International Search Report and Written Opinion for Appin. No. PCT/US2013/075672, dated Apr. 22, 2014.

International Search Report and Written Opinion for Appin. No. PCT/US2014/014181, dated Jun. 13, 2014.

International Search Report and Written Opinion for Appin. No. PCT/US2014/050125, dated Feb. 4, 2015.

International Search Report and Written Opinion for Appin. No. PCT/US2014/050148, dated Feb. 9, 2015.

International Search Report and Written Opinion for Appin. No. PCT/US2014/055695, dated Mar. 20, 2015.

International Search Report and Written Opinion for Appin. No. PCT/US2015/011715, dated Apr. 20, 2015.

International Search Report and Written Opinion for Appin. No. PCT/US2015/032679, dated Nov. 11, 2015.

International Search Report and Written Opinion for Appin. No. PCT/US2014/055695, dated Dec. 15, 2015.

International Search Report and Written Opinion for Appln. No. PCT/US2016/056526, dated Jan. 20, 2017.

International Search Report and Written Opinion for Appln. No. PCT/US2016/056402, dated Jan. 31, 2017.

International Search Report and Written Opinion for Appln. No. PCT/US2016/068297, dated Apr. 17, 2017.

Japanese Office Action for Appln. No. 2013-509325, dated Oct. 18, 2013

Japanese Office Action for Appln. No. 2013-520776, dated Apr. 21, 2015.

Japanese Office Action for Appln. No. 2013-520777, dated May 22, 2015

Jin, Yonggang et al., "STM 3D-IC Package and 3D eWLB Development," STMicroelectronics Singapore/ STMicroelectronics France, May 21, 2010.

Kim et al., "Application of Through Mold Via (TMV) as PoP Base Package," 2008, 6 pages.

Korean Office Action for Appn. 10-2011-0041843, dated Jun. 20, 2011.

Korean Office Action for Appn. 2014-7025992, dated Feb. 5, 2015. Korean Search Report KR10-2010-0113271, dated Jan. 12, 2011. Korean Search Report KR10-2011-0041843, dated Feb. 24. 2011. Meiser, S., "Klein Und Komplex," Elektronik Irl Press Ltd, DE, vol. 41, No. 1, Jan. 7, 1992 (Jan. 7, 1992) pp. 72-77, XP000277326, [ISR Appln. No. PCT/US2012/060402, dated Feb. 21, 2013 provides concise stmt. of relevance).

Neo-Manhattan Technology, A Novel HDI Manufacturing Process, "High-Density Interconnects for Advanced Flex Substrates and 3-D Package Stacking," IPC Flex & Chips Symposium, Tempe, AZ, Feb. 11-12, 2003.

North Corporation, Processed intra-Layer Interconnection Material for PWBs [Etched Copper Bump with Copper Foil], NMBITM, Version 2001.6, 1 p.

NTK HTCC Package General Design Guide, Communication Media Components Group, NGK Spark Plug Co., Ltd., Komaki, Aichi, Japan, Apr. 2010, 32 pages.

Partial International Search Report from Invitation to Pay Additional Fees for Appln. No. PCT/US2012/028738, dated Jun. 6, 2012. Partial International Search Report for Appln. No. PCT/US2012/060402, dated Feb. 21, 2013.

Partial International Search Report for Appln. No. PCT/US2013/026126, dated Jun. 17, 2013.

Partial International Search Report for Appln. No. PCT/US2013/075672, dated Mar. 12, 2014.

Partial International Search Report for Appln. No. PCT/US2014/014181, dated May 8, 2014.

Partial International Search Report for Appln. No. PCT/US2015/032679, dated Sep. 4, 2015.

Partial International Search Report for Appln. No. PCT/US2015/033004, dated Sep. 9, 2015.

Redistributed Chip Package (RCP) Technology, Freescale Semiconductor, 2005, 6 pages.

Taiwan Office Action for 100125521, dated Dec. 20, 2013.

Taiwan Office Action for 100125522, dated Jan. 27, 2014.

Taiwan Office Action for 100141695, dated Mar. 19, 2014. Taiwan Office Action for 100138311, dated Jun. 27, 2014

Taiwan Office Action for 100140428, dated Jan. 26, 2015.

(56) References Cited

OTHER PUBLICATIONS

Taiwan Office Action for 102106326, dated Sep. 8, 2015. Chinese Office Action Search Report for Application No. 2014800551784 dated Jan. 23, 2018.

European Search Report for Appln. No. EP12712792, dated Feb. 27, 2018, 2 pages.

International Search Report and Written Opinion for Appln. No. PCT/US2017/064437, dated Mar. 29, 2018.

Taiwan Office Action for 103103350, dated Mar. 21, 2016. Taiwan Search Report for 105128420, dated Sep. 26, 2017. U.S. Appl. No. 13/477,532, dated May 22, 2012.

U.S. Office Action for U.S. Appl. No. 12/769,930, dated May 5, 2011.

"Wafer Level Stack—WDoD", [online] [Retrieved Aug. 5, 2010] Retrieved from internet: http://www.3d-plus.com/techno-Wafer-level-stack-Wdod.php, 2 pages.

Written Opinion for Appln. No. PCT/US2014/050125, dated Jul. 15, 2015

Brochure, "High Performance BVA PoP Package for Mobile Systems," Invensas Corporation, May 2013, 20 pages.

Brochure, "Invensas BVA PoP for Mobile Computing: 100+ GB/s BVA PoP," Invensas Corporation, c. 2012, 2 pages.

Campos et al., "System in Package Solutions Using Fan-Out Wafer Level Packaging Technology," SEMI Networking Day, Jun. 27, 2013, 31 pages.

Chinese Office Action for Application No. 201180022247.8 dated Sep. 16, 2014.

Chinese Office Action for Application No. 201180022247.8 dated Apr. 14, 2015.

Chinese Office Action for Application No. 201310264264.3 dated May 12, 2015.

EE Times Asia "3D Plus Wafer Level Stack" [online] [Retrieved Aug. 5, 2010] Retrieved from internet: http://www.eetasia.com/ART_8800428222_280300_NT_DEC52276.htm, 2 pages.

Extended European Search Report for Appln. No. EP13162975, dated Sep. 5, 2013.

Ghaffarian Ph.D., Reza et al., "Evaluation Methodology Guidance for Stack Packages," Jet Propulsion Laboratory, California Institute of Technology, Pasadena, CA, NASA, Oct. 2009, 44 pages.

International Search Report and Written Opinion for Appln. No. PCT/US2013/041981, dated Nov. 11, 2013.

* cited by examiner




FIG. 1A




FIG. 1B




FIG. 1D




FIG. 1E




FIG. 2A









FIG. 2B



















FIG. 31

May 28, 2024






FIG. 3J





FIG. 3K






FIG. 4A




FIG. 4B







FIG. 4C















FIG. 5D















FIG. 8B



MULTIPLE PLATED VIA ARRAYS OF DIFFERENT WIRE HEIGHTS ON A SAME SUBSTRATE

Matter enclosed in heavy brackets [] appears in the original patent but forms no part of this reissue specification; matter printed in italics indicates the additions made by reissue; a claim printed with strikethrough indicates that the claim was canceled, disclaimed, or held 10 invalid by a prior post-patent action or proceeding.

[CROSS-REFERENCE TO RELATED APPLICA-TION(S)] CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a *reissue of U.S. patent application Ser. No.* 16/245,116, filed Jan. 10, 2019 (now U.S. Pat. No. 10,629,567), which is a continuation of , and hereby claims priority to, pending U.S. patent application Ser. No. 16/008, 20 531, filed on Jun. 14, 2018 (now U.S. Pat. No. 10,290,613), which is a continuation of U.S. patent application Ser. No. 15/430,943, filed on Feb. 13, 2017 (now U.S. Pat. No. 10,026,717), which is a continuation of U.S. patent application Ser. No. 14/841,381, filed on Aug. 31, 2015 (now U.S. Pat. No. 9,583,456), which is a continuation-in-part of U.S. patent application Ser. No. 14/087,252, filed on Nov. 22, 2013 (now U.S. Pat. No. 9,263,394), the entirety of each of which is hereby incorporated by reference herein for all purposes.

FIELD

The following description relates to integrated circuits ("ICs"). More particularly, the following description relates 35 to multiple plated via arrays of different wire heights on a same substrate for an IC package.

BACKGROUND

Microelectronic assemblies generally include one or more ICs, such as for example one or more packaged dies ("chips") or one or more dies. One or more of such ICs may be mounted on a circuit platform, such as a wafer such as in wafer-level-packaging ("WLP"), printed board ("PB"), a 45 printed wiring board ("PWB"), a printed circuit board ("PCB"), a printed wiring assembly ("PWA"), a printed circuit assembly ("PCA"), a package substrate, an interposer, or a chip carrier. Additionally, one IC may be mounted on another IC. An interposer may be an IC or other type of 50 electronic component, and an interposer may be a passive or an active IC, where the latter includes one or more active devices, such as transistors for example, and the former does not include any active device. Furthermore, an interposer may be formed like a PWB, namely without any circuit 55 elements such as capacitors, resistors, or active devices. Additionally, an interposer includes at least one throughsubstrate-via.

An IC may include conductive elements, such as pathways, traces, tracks, vias, contacts, pads such as contact pads 60 and bond pads, plugs, nodes, or terminals for example, that may be used for making electrical interconnections with a circuit platform. These arrangements may facilitate electrical connections used to provide functionality of ICs. An IC may be coupled to a circuit platform by bonding, such as 65 bonding traces or terminals, for example, of such circuit platform to bond pads or exposed ends of pins or posts or the

2

like of an IC. Additionally, a redistribution layer ("RDL") may be part of an IC to facilitate a flip-chip configuration, die stacking, or more convenient or accessible position of bond pads for example. Conventional interconnecting of an IC to another IC or to a circuit platform has issues with solder bridging. Accordingly, it would be desirable and useful to provide a structure for interconnection of an IC that mitigates against solder bridging.

BRIEF SUMMARY

An apparatus relates generally to via arrays on a substrate. In such an apparatus, the substrate has a conductive layer. First plated conductors are in a first region extending from a surface of the conductive layer. Second plated conductors are in a second region extending from the surface of the conductive layer. The first plated conductors and the second plated conductors are external to the first substrate. The first region is disposed at least partially within the second region.

The first plated conductors are of a first height. The second plated conductors are of a second height greater than the first height. A second substrate is coupled to first ends of the first plated conductors. The second substrate has at least one electronic component coupled thereto. A die is coupled to second ends of the second plated conductors. The die is located over the at least one electronic component.

Another apparatus relates generally to via arrays on a substrate. In such an apparatus, the substrate has a conductive layer. First plated conductors are in a first region extending from a surface of the conductive layer. Second plated conductors are in a second region extending from the surface of the conductive layer. The first plated conductors and the second plated conductors are external to the first substrate. The first region is disposed at least partially within the second region. The first plated conductors are of a first height. The second plated conductors are of a second height greater than the first height. A die is coupled to first ends of the first plated conductors. A second substrate is coupled to second ends of the second plated conductors. The second substrate has at least one electronic component coupled thereto. The second substrate is located over the die.

A method relates generally to forming via arrays on a substrate. In such a method, a first substrate is obtained. A conductive layer is formed on an upper surface of the first substrate. A first resist layer is formed on the conductive layer. The first resist layer is patterned to provide a first mask with first vias from an upper surface of the first resist layer down to an upper surface of the conductive layer. Throughmask plating in the first vias provides first plated conductors in a first region extending from the upper surface of the conductive layer. A second resist layer is formed over the first plated conductors. The second resist layer is patterned to provide a second mask with second vias from an upper surface of the second resist layer down to upper surfaces of a subset of the first plated conductors. Through-mask plating in the second vias provides second plated conductors in a second region extending down to the upper surfaces of and including the subset of the first plated conductors. The first resist layer and the second resist layer are removed. Portions of the conductive layer between the first plated conductors and the second plated conductors are removed. The first plated conductors and the second plated conductors are external to the first substrate. The first region is disposed at least partially within the second region. The first plated conductors are of a first height. The second plated conductors are of a second height greater than the first height. A second substrate is coupled to first ends of the first plated

conductors. The second substrate has at least one electronic component coupled thereto. A die is coupled to second ends of the second plated conductors. The die is located over the at least one electronic component.

BRIEF DESCRIPTION OF THE DRAWING(S)

Accompanying drawing(s) show exemplary embodiment (s) in accordance with one or more aspects of exemplary apparatus(es) or method(s). However, the accompanying drawings should not be taken to limit the scope of the claims, but are for explanation and understanding only.

FIG. 1A is a schematic diagram of a cross-sectional view depicting an exemplary portion of an in-process wafer for providing an integrated circuit ("IC").

FIG. 1B is a schematic diagram of a cross-sectional view depicting an exemplary portion of an in-process wafer for providing another IC.

FIG. 1C is the diagram of FIG. 1A with the IC vertically $_{20}$ flipped after chemical-mechanical-polishing of a lower surface of a substrate of the IC.

FIG. 1D is the diagram of FIG. 1A with the IC vertically flipped after a backside etch of a lower surface of a substrate of the IC to reveal a lower end contact surface of a via 25 conductor thereof.

FIG. 1E is the diagram of FIG. 1D with a lower surface of the IC having formed thereon a passivation layer, which may be formed of one or more dielectric layers.

FIG. **2**A is a block diagram of a cross-sectional view depicting an exemplary three-dimensional ("3D") IC packaged component with via structures.

FIG. **2**B is a block diagram of a cross-sectional view depicting another exemplary 3D IC packaged component with via structures.

FIGS. 3A through 3M are respective block diagrams of side views depicting an exemplary portion of a process flow for processing a substrate to provide such substrate with two or more bond via arrays with wires of different heights.

FIG. 4A is a block diagram depicting an exemplary e-beam system.

FIG. 4B is a top-down angled perspective view depicting a portion of an exemplary in-process package for a die stack formed using the e-beam system of FIG. 4A.

FIG. 4C is the in-process package of FIG. 4B after deposition of a spacer or molding layer onto a top surface of a substrate.

FIGS. 5A through 5D are block diagrams of respective side views of substrates 301 with various exemplary configurations of wires that may be formed using the e-beam system of FIG. 4A or photolithography as generally described with reference to FIGS. 3A through 3M.

FIGS. 6A through 6D are block diagrams of side views of exemplary package-on-package assemblies ("die stacks") 55 assembled using a substrate having two or more bond via arrays with wires of different heights.

FIGS. **6E-1** through **6E-9** are block diagrams of side views of exemplary package-on-package assemblies ("die stacks"), each of which may have two or more bond via 60 arrays with wires of different heights.

FIGS. 7A through 7E-3 are block diagrams of side views depicting several exemplary die stacks, which may in part be commonly formed with reference to FIGS. 7A through 7D thereof.

FIGS. **8**A and **8**B are respective top-down perspective views depicting exemplary angled wire configurations.

4

FIGS. 9A and 9B are respective block diagrams of side views of exemplary in-process bond via array configurations.

DETAILED DESCRIPTION

In the following description, numerous specific details are set forth to provide a more thorough description of the specific examples described herein. It should be apparent, however, to one skilled in the art, that one or more other examples or variations of these examples may be practiced without all the specific details given below. In other instances, well known features have not been described in detail so as not to obscure the description of the examples herein. For ease of illustration, the same number labels are used in different diagrams to refer to the same items; however, in alternative examples the items may be different.

The following description generally relates to two or more bond via arrays (BVAs") on a same surface of a substrate. At least two of these bond via arrays have wires of distinctly different heights for accommodation of die stacking within at least one of such bond via arrays and in some applications vias or wires may have different electrical resistivities and/or elastic moduli.

FIG. 1A is a schematic diagram of a cross-sectional view depicting an exemplary portion of an in-process wafer for providing an IC 10 component. IC 10 includes a substrate 12 of a semiconductor material such as silicon (Si), gallium arsenide (GaAs), polymeric, ceramic, carbon-based substrates such as diamond, a silicon carbon (SiC), germanium (Ge), Si_{1-x}Ge_x, or the like. Even though a semiconductor substrate 12 as provided from an in-process wafer is generally described below, any sheet or layer semiconductor material or dielectric material, such as ceramic or glass for example, may be used as a substrate. Furthermore, even though an IC 10 is described, any microelectronic component that includes one or more through-substrate via structures may be used.

Substrate 12 includes an upper surface 14 and a lower surface 16 that extend in lateral directions and are generally parallel to each other at a thickness of substrate 12. Use of terms such as "upper" and "lower" or other directional terms is made with respect to the reference frame of the figures and is not meant to be limiting with respect to potential alternative orientations, such as in further assemblies or as used in various systems.

Upper surface 14 may generally be associated with what is referred to as a "front side" 4 of an in-process wafer, and lower surface 16 may generally be associated with what is referred to as a "backside" 6 of an in-process wafer. Along those lines, a front-side 4 of an in-process wafer may be used for forming what is referred to as front-end-of-line ("FEOL") structures 3 and back-end-of-line ("BEOL") structures 5. Generally, FEOL structures 3 may include shallow trench isolations ("STI") 7, transistor gates 8, transistor source/drain regions (not shown), transistor gate dielectrics (not shown), contact etch stop layer ("CESL"; not shown), a pre-metallization dielectric or pre-metal dielectric ("PMD") 11, and contact plugs 9, among other FEOL structures. A PMD 11 may be composed of one or more layers. Generally, BEOL structures 5 may include one or more inter-level dielectrics ("ILDs") and one or more levels of metallization ("M"). In this example, there are four ILDs, namely ILD1, ILD2, ILD3, and ILD4; however, in other configurations there may be fewer or more ILDs. Furthermore, each ILD may be composed of one or more dielectric layers. In this example, there are five levels of metallization,

-5

namely M1, M2, M3, M4, and M5; however, in other configurations there may be fewer or more levels of metallization. Additionally, metal from a metallization level may extend through one or more ILDs, as is known. Furthermore, each level of metallization may be composed of one or more 5 metal layers. A passivation level 13 may be formed on a last metallization layer. Such passivation level 13 may include one or more dielectric layers, and further may include an anti-reflective coating ("ARC"). Furthermore, a redistribution layer ("RDL") may be formed on such passivation level. 10 Conventionally, an RDL may include: a dielectric layer, such as a polyimide layer for example; another metal layer on such dielectric layer and connected to a bond pad of a metal layer of a last metallization level; and another dielectric layer, such as another polyimide layer for example, over 15 such RDL metal layer while leaving a portion thereof exposed to provide another bond pad. A terminal opening may expose such other bond pad of such RDL metal layer. Thereafter, a solder bump or wire bond may be conventionally coupled to such bond pad.

As part of a FEOL or BEOL structure formation, a plurality of via structures 18 may extend within openings formed in substrate 12 which extend into substrate 12. Via structures 18 may be generally in the form of any solid of any shape formed by filling an opening formed in substrate 25 12. Examples of such solid shapes generally include cylindrical, conical, frustoconical, rectangular prismatic, cubic, or the like. Examples of openings for via structures, vias, and processes for the fabrication thereof, may be found in U.S. patent application Ser. No. 13/193,814 filed Jul. 29, 30 2011 (now U.S. Pat. No. 8,816,505), and U.S. patent application Ser. Nos. 12/842,717 and 12/842,651 both filed on Jul. 23, 2010 (now U.S. Pat. Nos. 8,791,575 and 8,796,135, respectively), and each of these patent applications (now patents) is hereby incorporated by reference herein for all 35 purposes to the extent same is consistent with the description hereof.

Conventionally, via structures 18 may extend from upper surface 14 down toward lower surface 16, and after a backside reveal, via structures 18 may extend between 40 surfaces 14 and 16, as effectively thickness of substrate 12 may be thinned so as to reveal lower end surfaces of via structures 18, as described below in additional detail. Via structures 18 extending through substrate 12 between surfaces 14 and 16, though they may extend above or below 45 such surfaces, respectively, may be referred to as through-substrate-vias. As substrates are often formed of silicon, such through-substrate-vias are commonly referred to as TSVs, which stands for through-silicon-vias.

Such openings formed in substrate 12 may be conformally coated, oxidized, or otherwise lined with a liner or insulator 15. Conventionally, liner 15 is silicon dioxide; however, a silicon oxide, a silicon nitride, or another dielectric material may be used to electrically isolate via structures 18 from substrate 12. Generally, liner 15 is an insulating or dielectric material positioned between any and all conductive portions of a via structure 18 and substrate 12 such that an electronic signal, a ground, a supply voltage, or the like carried by such via structure 18 is not substantially leaked into substrate 12, which may cause signal loss or attenuation, shorting, or 60 other circuit failure.

Overlying a liner 15 may be a barrier layer 24. Generally, barrier layer 24 is to provide a diffusion barrier with respect to a metallic material used to generally fill a remainder of an opening in which a via structure 18 is formed. Barrier layer 65 24 may be composed of one or more layers. Furthermore, a barrier layer 24 may provide a seed layer for subsequent

6

electroplating or other deposition, and thus barrier layer 24 may be referred to as a barrier/seed layer. Moreover, barrier layer 24 may provide an adhesion layer for adherence of a subsequently deposited metal. Thus, barrier layer 24 may be a barrier/adhesion layer, a barrier/seed layer, or a barrier/adhesion/seed layer. Examples of materials that may be used for barrier layer 24 include tantalum (Ta), tantalum nitride (TaN), palladium (Pd), titanium nitride (TiN), TaSiN, compounds of Ta, compounds of Ti, compounds of nickel (Ni), compounds of copper (Cu), compounds of cobalt (Co), or compounds of tungsten (W), among others.

Via structures 18 may generally consist of a metallic or other conductive material generally filling a remaining void in an opening formed in substrate 12 to provide a via conductor 21. In various examples, a via conductor 21 of a via structure 18 may generally consist of copper or a copper alloy. However, a via conductor 21 may additionally or alternatively include one or more other conductive materials such as tantalum, nickel, titanium, molybdenum, tungsten, aluminum, gold, or silver, including various alloys or compounds of one or more of the these materials, and the like. A via conductor 21 may include non-metallic additives to control various environmental or operational parameters of a via structure 18.

Via structures 18 may each include an upper end contact surface 20 which may be level with upper surface 14 of substrate 12 and a lower end contact surface 22 which may be level with lower surface 16 of substrate 12 after a backside reveal. End surfaces 20 and 22 may be used to interconnect via structures 18 with other internal or external components, as below described in additional detail.

In this example, upper end contact surface 20 of via conductors 21 are interconnected to M1 through a respective contact pad 23. Contact pads 23 may be formed in respective openings formed in PMD 11 in which M1 extends. However, in other configurations, one or more via conductors 21 may extend to one or more other higher levels of metallization through one or more ILDs. Furthermore, via structure 18 is what may be referred to as a front side TSV, as an opening used to form via structure is initially formed by etching from a front side of substrate 12.

However, a via structure may be a backside TSV, as generally indicated in FIG. 1B, where there is shown a schematic diagram of a cross-sectional view depicting an exemplary portion of an in-process wafer for providing another IC 10. Fabrication of a backside TSV is generally referred to as a "via last approach," and accordingly fabrication of a front side TSV is generally referred to as a "via first approach."

IC 10 of FIG. 1B includes a plurality of via structures 18, which are backside TSVs. For a backside TSV for via structure 18, liner 15 may be a deposited polymer into a "donut" silicon trench etch and deposited on lower surface 16 as a passivation layer 28, followed by a central silicon trench etch to remove an inner portion of the "donut" silicon trench, and followed by a seed layer deposition before patterning and electroplating to provide via conductors 21 having respective solder bump pads or landings 29. Optionally, a conventional anisotropic silicon etch may be used prior to depositing and patterning a polymer isolation layer as liner 15.

For purposes of clarity by way of example and not limitation, it shall be assumed that front side TSVs are used, as the following description is generally equally applicable to backside TSVs.

FIG. 1C is the diagram of FIG. 1A with IC 10 after a chemical-mechanical-polishing ("CMP") of a lower surface

16 of a substrate 12. Such CMP may be performed to temporarily reveal lower end contact surface 22, and thus portions of liner 15 and barrier layer 24 previously underlying lower end contact surface 22 may be removed by CMP. Thus, in this example, lower end contact surface 22 may be 5 coplanar and level with lower surface 16.

FIG. 1D is the diagram of FIG. 1A with IC 10 after a backside etch of a lower surface 16 of substrate 12 to temporarily reveal a lower end contact surface 22 of a via conductor 21. In this example, lower end contact surface 22 may be coplanar with lower surface 16; however, as via conductor 21, and optionally barrier layer 24, may protrude from substrate 12 after a backside reveal etch, lower end contact surface 22 in this example is not level with lower surface 16. For purposes of clarity and not limitation, IC 10 of FIG. 1D shall be further described, as the following description may likewise apply to IC 10 of FIG. 1C.

FIG. 1E is the diagram of FIG. 1D with a lower surface 16 of a substrate 12 having formed thereon a passivation 20 layer 31, which may be formed of one or more dielectric layers. Furthermore, passivation layer 31 may be a polymer layer. For example, passivation layer 31 may be a benzocyclobutene ("BCB") layer or a combination of a silicon nitride layer and a BCB layer. In some applications, passi- 25 vation layer 31 may be referred to as an inter-die layer. A metal layer 32, such as a copper, copper alloy, or other metal previously described, may be formed on passivation layer 31 and on lower end contact surfaces 22 of via conductors 21. This metal layer 32 may be an RDL metal layer. Balls 33 30 may be respectively formed on bonding pads 34, where such pads may be formed on or as part of metal layer 32. Balls 33 may be formed of a bonding material, such as solder or other bonding material. Balls 33 may be microbumps, C4 bumps, ball grid array ("BGA") balls, or some other die interconnect 35 structure. In some applications, metal layer 32 may be referred to as a landing pad.

More recently, TSVs have been used to provide what is referred to as three-dimensional ("3D") ICs or "3D ICs." Generally, attaching one die to another using, in part, TSVs 40 may be performed at a bond pad level or an on-chip electrical wiring level. ICs 10 may be diced from a wafer into single dies. Such single dies may be bonded to one another or bonded to a circuit platform, as previously described. For purposes of clarity by way of example and 45 not limitation, it shall be assumed that an interposer is used for such circuit platform.

Interconnection components, such as interposers, may be in electronic assemblies for a variety of purposes, including facilitating interconnection between components with dif- 50 ferent connection configurations or to provide spacing between components in a microelectronic assembly, among others. Interposers may include a semiconductor layer, such as of silicon or the like, in the form of a sheet or layer of material or other substrate having conductive elements such 55 as conductive vias extending within openings which extend through such layer of semiconductor material. Such conductive vias may be used for signal transmission through such interposer. In some interposers, ends of such vias may be used as contact pads for connection of such interposer to 60 other microelectronics components. In other examples, one or more RDLs may be formed as part of such interposer on one or more sides thereof and connected with one or both ends of such vias. An RDL may include numerous conductive traces extending on or within one or more dielectric 65 sheets or layers. Such traces may be provided in one level or in multiple levels throughout a single dielectric layer, sepa8

rated by portions of dielectric material within such RDL. Vias may be included in an RDL to interconnect traces in different levels of such RDL.

FIG. 2A is a block diagram of a cross-sectional view depicting an exemplary 3D IC packaged component 50 with via structures 18. While a stacked die or a package-onpackage die may include TSV interconnects, use of via structures 18 for a 3D IC packaged component 50 is described for purposes of clarity by way of example. In this example of a 3D IC packaged component 50, there are three ICs 10, namely ICs 10-1, 10-2, and 10-3, stacked one upon the other. In other implementations, there may be fewer or more than three ICs 10 in a stack. ICs 10 may be bonded to one another using microbumps 52 or flip-chip solder bumps. Optionally, Cu pillars extending from a backside of a die may be used. Some of these microbumps 52 may be interconnected to via structures 18. For example, a Cu/Sn microbump transient liquid phase ("TLP") bonding technology may be used for bonding ICs to one another. Thus, interconnect layers may be on one upper or lower side or both upper and lower sides of an IC 10 of a 3D stack.

A bottom IC 10-3 of such ICs in a 3D stack optionally may be coupled to an interposer or interposer die 40. Interposer 40 may be an active die or a passive die. For purposes of clarity and not limitation, it shall be assumed that interposer 40 is a passive die. IC 10-3 may be coupled to interposer 40 by microbumps 52. Interposer 40 may be coupled to a package substrate. A package substrate may be formed of thin layers called laminates or laminate substrates. Laminates may be organic or inorganic. Examples of materials for "rigid" package substrates include an epoxy-based laminate such as FR4, a resin-based laminate such as bismaleimide-triazine ("BT"), a ceramic substrate, a glass substrate, or other form of package substrate. An under fill 54 for a flip chip attachment may encapsulate C4 bumps or other solder balls 53 used to couple interposer die 40 and package substrate 41. A spreader/heat sink ("heat sink") 43 may be attached to package substrate 41, and such heat sink 43 and substrate package 41 in combination may encase ICs 10 and interposer 40 of such 3D stack. A thermal paste 42 may couple an upper surface of IC 10-1 on top of such 3D stack to an upper internal surface of such heat sink 43. Ball grid array ("BGA") balls or other array interconnects 44 may be used to couple package substrate 41 to a circuit platform, such as a PCB for example.

FIG. 2B is a block diagram of a cross-sectional view depicting another exemplary 3D IC packaged component 50 with via structures 18. 3D IC packaged components 50 of FIGS. 2A and 2B are the same except for the following differences; in FIG. 2B, another IC 10-4 is separately coupled via microbumps 52 to interposer 40, where IC 10-4 is not coupled in the stack of ICs 10-1, 10-2, and 10-3. Furthermore, interposer 40 includes metal and via layers for providing wires 47 for interconnecting ICs 10-3 and 10-4. Furthermore, interposer 40 includes via structures 18 coupled to IC 10-4 through microbumps 52.

3D wafer-level packaging ("3D-WLP") may be used for interconnecting two or more ICs, one or more ICs to an interposer, or any combination thereof, where interconnects thereof may use via structures 18. Optionally, ICs may be interconnected die-to-die ("D2D") or chip-to-chip ("C2C"), where interconnects thereof may use via structures 18. Further, optionally, ICs may be interconnected die-to-wafer ("D2W") or chip-to-wafer ("C2W"), where interconnects thereof may use via structures 18. Accordingly, any of a variety of die stacking or chip stacking approaches may be used to provide a 3D stacked IC ("3D-SIC") or "3D-IC").

FIGS. 3A through 3M are respective block diagrams of side views depicting an exemplary portion process flow 300 for processing a substrate 301 to provide a substrate 301 with two or more bond via arrays with wires of different heights. Such wire heights may be sufficiently different for forming package-on-package components with one or more dies stacked within at least one of such bond via arrays. For purposes of clarity by way of example and not limitation, it shall be assumed that substrate 301 includes a fabricated multi-layered structure ("substrate") with generally any and all BEOL and/or FEOL processing operations having been completed. In passive die configurations, such as a passive interposer for example, there may not be any FEOL processing operations. As used above, substrate 12 of FIG. 1A for example was a single layer. However, more generally a substrate 301 may be a single layer or multiple layers used to form a passive or active component. Along those lines, a semiconductor die may be referred to as a substrate 301. Generally, a substrate 301 may be any sheet, wafer or layer 20 of semiconductor material or dielectric material, such as gallium-arsenide, silicon-germanium, ceramic, polymer, polymer composite, glass-epoxy, glass, or other suitable low-cost, rigid or semi-rigid material or bulk semiconductor material for structural support. Furthermore substrate 301 25 may be a printed circuit board ("PCB") or a package substrate or a semiconductive or non-conductive material. For purposes of clarity by way of example and not limitation, it shall be assumed that substrate 301 is a package substrate, such as a logic package for a stacked die. How- 30 ever, substrate 301 in other examples may be an interposer or other form of substrate for providing an IC, including without limitation a 3D IC.

A conductor seed layer 302 is deposited onto an upper surface of substrate 301. Such seed layer 302 may be an 35 adhesion layer and/or a seed layer ("seed/adhesion layer"). Seed/adhesion layer 302 may be a metal or metal compound, such as for example using one or more of copper (Cu), aluminum (Al), tin (Sn), platinum (Pt), nickel (Ni), gold (Au), tungsten (W), or silver (Ag), or other suitable con-40 ductive material. Furthermore, such seed layer may be deposited by plasma vapor deposition (PVD), chemical vapor deposition (CVD), sputtering, printing, plating, or other suitable form of deposition. For purposes of clarity and not limitation, it shall be assumed that seed/adhesion layer 45 302 is plated. A wet chemistry, such as for electrolytic plating or electroless plating, may be used.

At FIG. 3B, a resist layer 303 is deposited on seed/adhesion layer 302. Resist 303 may be a photoresist or other resist suitable for patterning. At FIG. 3C, a mask 304 is 50 positioned over resist for exposure to light 305, such as in photolithography. Even though the example of a positive resist is used for purposes of clarity, a negative resist may be used in other implementations. For a positive resist 303, portions of such resist 303 exposed to light 305 become 55 soluble to a photoresist developer. At FIG. 3D, such exposed portions of resist 303 are removed. In this example, a central block 306 of resist 303, along with right and left arrays of spaced-apart resist pins 307 to either side of central block 306 are left as disposed on seed/adhesion layer 302.

At FIG. 3E, through-mask plating 308 is used to form wires 310, namely "short" wires 310 extending from seed/adhesion layer 302 in gaps between wires of spaced-apart resist pins 307. Plating 308 may be an electrolytic or electroless plating as previously described. Furthermore, 65 another form of conductive material deposition may be used instead of plating 308, such as described elsewhere herein.

10

As will be appreciated from the following description, alternatively "tall" wires 320 may be formed at FIG. 3E, with a subsequent masking and metal etch back to form "short" wires 310 from a portion of such "tall" wires 320. However, for purposes of clarity by way of example and not limitation, it shall be assumed that short wires 310 are formed at FIG. 3E.

At FIG. 3F, resist 333 is deposited. Optionally, in another implementation, such deposition of resist 333 may not be preceded by a prior removal of resist 303, such as by ashing, after formation of short wires 310. However, in this implementation, resist 303 is removed prior to deposition of resist 333. In one example, an injection printer nozzle maybe used to coat resist or mask at regions to prevent subsequent metal coating in such blocked regions.

At FIG. 3G, a mask 309 is positioned over resist for exposure to light 305, such as in photolithography. Again, even though the example of a positive resist is used for purposes of clarity, a negative resist may be used in other implementations. At FIG. 3H, such exposed portions of resist 303 are removed. In this example, a central block 316 of resist 303, along with right and left arrays of spaced-apart resist pins 317 to either side of central block 316 are left as disposed on seed/adhesion layer 302 and short wires 310.

At FIG. 3I, a through-mask plating 308 is used to form tall wires 320 from extending from exposed ends of short wires 310 in gaps between wires of spaced-apart resist pins 317. Again, plating 308 may be an electrolytic or electroless plating as previously described, or another form of conductive material deposition may be used instead of plating 308, such as described elsewhere herein.

At FIG. 3J, remaining resist 303 may be removed by ashing 312 or by wet resist selectively wet etched or by other known methods. Leaving short wires 310 and tall wires 320 respectively extending from seed/adhesion layer 302. From an upper surface of seed/adhesion layer 302 to distal ends of short wires 310, such short wires 310 may have a height 321. Likewise, from an upper surface of seed/adhesion layer 302 to distal ends of tall wires 320, such tall wires 320 may have a height 322. A difference 319 in heights 321 and 322 from distal ends of short wires 310 to distal ends of tall wires 320 may be at least approximately the thickness of a die to be coupled to such distal ends of short wires 310.

At FIG. 3K, a blanket metal etch 313 may be used to remove seed/adhesion layer 302 not located under and forming part of wires 310 and 320. For example, an anisotropic wet etch may be used. Such etch may remove upper portions of wires 310 and 320. However, a height 319 may be maintained after such blanket metal etch 313. After etching at 313, such assemblage of substrate 301 may be cleaned.

Substrate 301 may have multiple sets of bond via arrays as generally indicated in FIG. 3L. In a set 325, substrate 301 has a first bond via array 324 with short wires 310 extending from a top surface 318 of substrate 301, and a second bond via array 323 with tall wires 320 extending from a top surface 318 of substrate 301. First bond via array 324 is disposed at least partially within second bond via array 323. Short wires 310 of first bond via array 324 are of a first height, such as for example height 321, and tall wires of second bond via array 323 are of a second height, such as for example height 322, greater than such first height for a package-on-package ("PoP") configuration. Attachment of one or more dies may include molding to provide sufficient support for such attachments. Even though generally PoP configurations are described herein, such PoP configurations may include one or more of through mold vias ("TMVs"),

TSVs, BGAs, flip-chip interconnects, or other forms of interconnects. Furthermore, configurations other than PoP may be used, including PiP and SiP configurations for example.

In FIG. 3M, a molding layer 673 may be deposited, such 5 that tips of bond via arrays 324, as well as bond via arrays 323, extend above such molding layer 673. Dies 626 and 627, as described below in additional detail, may be respectively interconnected to bond via arrays 324 and 323 at a wafer-level, such as a silicon wafer for example, or other 10 large substrate 301 level. Dies 626 may be interconnected to tips of corresponding bond via arrays 324 by bumps 623, as described below in additional detail, such as flip-chip bonded for example. Rather than bumps 623, optionally wire bonds may be used. However, for purposes of clarity and not 15 limitation, generally bumps 623 are described hereinbelow. In another configuration, stacked or staggered or progressively larger overlapping dies, such as dies 626 and 627 in DRAM or NAND flash for example, may be interconnected using bond via arrays as described herein. In a staggered 20 stacking, bond via array 324 may extend partially within bond via array 323, as bond via array 324 may extend in at least one direction, such as orthogonally with respect to the sheet of the drawing for example, beyond or outside of bond via array 323. For purposes of clarity by way of example and 25 not limitation, it shall be assumed that bond via array 324 is disposed completely within bond via array 323.

Optionally, bond via arrays may be formed with e-beam. FIG. 4A is a block diagram depicting an exemplary e-beam system 400. Even though an e-beam is described below, 30 another type of optically provided energy beam may be used, such as a laser beam for example, in other implementations. E-beam system 400 includes an e-beam optical subsystem 401 for controllably generating and projecting an e-beam 402. Wire 403, which may come from a spool 35 housed inside or outside of an e-beam chamber, may be fed into a wire spool control head 404. Wire spool control head 404 may be vertically translated up or down in a z-direction 405 with respect to top surface 318 of substrate 301. Conventionally, e-beam system 400 is computer controlled 40 for determining power level and time to fuse bond wires 420at a contact zone on top surface 318 of substrate 301. Accordingly, spacing between wires 420 may vary from application to application. Spacing between such wires 420 for a bond via array may be as small as one-diameter of a 45 wire 420 or even smaller.

Wire spool control head 404 may feed wires 403 of various lengths to form bond via arrays of wires 420 of various heights. E-beam 402 may be used to heat ends of such wires 420 for attachment to top surface 318 of substrate 50 301. Because an e-beam 402 is used for wire bonding, heating is localized so as not to adversely affect other circuitry of substrate 301 or adjacent wire bonds. In other words, a heat affected zone may be so small as to be practically non-existent. Wire spool control head 404 may be 55 configured to precision cut wire 403 for providing such wires 420 of various heights. In this example, a copper wire with a lead (Pb) coating is used for wire 403.

A platen or platform 410, upon which substrate 301 is placed, may be laterally translated in an x-direction 411 60 and/or y-direction 412. Such translation may be used to provide rows or columns of wires to form bond via arrays with wires of various heights. Furthermore, platform 410 may be rotated 413 for such lateral translation. Optionally, another e-beam optical subsystem 421 or a beam splitting 65 optical subsystem 421 may be used to provide an e-beam 422 for cutting wire 403. With respect to the latter subsys-

12

tem, such beam splitting optical subsystem 421 may be positioned to split e-beam 402 output from e-beam optical subsystem 401 for providing such optional cutting capability

FIG. 4B is a top-down angled perspective view depicting a portion of an exemplary in-process package 440 for a die stack formed using e-beam system 400 of FIG. 4A. A bond via array 505, or bond via array 502, and 501 may be respectively formed of medium wires 515, or tall wires 520, and short wires 510. In this example, wires 510 and 515 or 520 are fusion bonded to substrate 301 using an e-beam, such as of FIG. 4A. Even though wires 510, 515, and 520 may be at a non-perpendicular angle with respect to surface 441 of a substrate of package 440 to which they are attached or coupled, such as illustratively depicted, in other embodiments such wires may be perpendicular to such surface. Short wires 510 may correspond to short wires 310 of FIG. 3L, and tall wires 520 may correspond to tall wires 320 of FIG. 3L. Medium wires 515 may be between short and tall wires 510 and 520 in height, as described below in additional detail. Wires 510, 515, or 520 may be ball bonded to planar surface 441, such as by EFO wire bonding. Additionally, there may be pads, as well as pad openings, (not shown for purposes of clarity and not limitation) along surface 441.

Even though wire bond wires 510, 515, and 520 are illustratively depicted as being in corresponding arrays, such wires may or may not be in a corresponding array. Accordingly, wire bond wires 510, 515, and/or 520 may be unevenly spaced with respect to corresponding wire bond wires 510, 515, and/or 520. Moreover, wire bond wires 510 and/or wire bonds therefor may have generally different or same dimensions with reference to diameters or widths or cross sections ("cross sectional dimensions") with respect to one another. Likewise, wire bond wires 515 and 520, as well as wire bonds therefor, may have generally different or same diameters or widths or cross sections with respect to one another. Wire bonds of such wire bond wires 510, 515, and/or 520 may be disposed externally on a surface of a substrate and extend away from such surface.

FIG. 4C is the in-process package 440 of FIG. 4B after deposition of a spacer or molding layer 430 onto a top surface of substrate 301. After such deposition, such as described below in additional detail, only top portions of short wires 510, as well as top portions of wires 515 or 520, may extend above a top surface 431 of such spacer layer 430. Along those lines, top ends 432, such as of short wires 510, may be accessible for metallurgical attachment of a die, such as by deposition of solder balls or bumps 454 onto such top ends 432 for reflow for example. In one implementation, a bond structure or structures may be disposed on a die side to be connected or coupled with various wires as described berein

FIGS. 5A through 5D are block diagrams of respective side views of substrates 301 with various exemplary configurations of wires that may be formed using e-beam system 400 of FIG. 4A or photolithography as generally described with reference to FIGS. 3A through 3L. In FIG. 5A, an ultra-high density input/output pitch for a bond via array 501 of short wires 510 extending from substrate 301 is illustratively depicted. Generally, such pitch may be approximately -0.5 mm or less; though larger pitches than this upper limit may be used in some implementations. Additionally, for example, a pitch as small as 10 microns may be used in some implementations. In FIG. 5B, in addition to bond via arrays 501 as in FIG. 5A, substrate 301 has extending therefrom tall wires 520 to provide a bond via

array 502. One or more bond via arrays 501 may be located inside of bond via array 502, which may be used for example by a peripheral I/O. Furthermore, tall wires 520 may be formed of a different material than short wires 510. For example, tall wired 520 may be formed of nickel or tungsten 5 (W) and/or their respective alloys, and short wires may be formed another conductive material as described elsewhere herein

Furthermore, wires of various heights as well as various conductive materials may be used, as generally indicated with reference to FIG. 5C. FIG. 5C includes wires 510 and 520 respectively for bond via arrays 501 and 502 as in FIG. 5B, as well as bond via arrays 505 of "medium" wires 515. Medium wires 515 may have a height 519 which is between heights of wires 510 and 520. Differences in heights as 15 between wires 510, 515, and/or 520 may be to accommodate different thicknesses of one or more dies and/or packages, as well as one or more interfaces therebetween, disposed within an outer bond via array. In the example of FIG. 5C, an inner bond via array 501 has an open middle section 516, and such 20 inner bond via array 501 is within a middle bond via array 505, and such middle bond via array 505 is within an outer bond via array 502. However, bond via arrays may be positioned for close compact stacking too, as illustratively depicted in FIG. 5D, where bond via array 501 has no open 25 middle section 516 and resides within an outer bond via array 505 formed of "middle" wires 515.

FIGS. 6A through 6D are block diagrams of side views of exemplary package-on-package assemblies ("die stacks") **601** through **613** assembled using a substrate **301** having two 30 or more bond via arrays with wires of different heights. Wires of such bond via arrays of die stacks 601 through 613 may be formed using e-beam fusion bonded wires. Optionally, an underfill layer 671 may be deposited on an upper surface of substrate 301 after formation of wires of one or 35 more bond via arrays, as described below in additional detail, such as to provide additional structural support. One or more other underfill layers may follow such underfill layer 671, though they may not be illustratively depicted for purposes of clarity and not limitation. Optionally, underfill 40 layer 671 may be omitted, such as to have a dielectric constant of air and/or to provide for airflow through a package for cooling. FIGS. 6A through 6D are further described with simultaneous reference to FIGS. 5A through 5D, as well as simultaneous reference to FIGS. 6A through 45

For die stack 601, short wires 510 of a bond via array 501 coupled to substrate 301 are coupled to a backside surface of a die 626. A front side surface of die 626 may have coupled thereto a spacer layer 622, such as a layer of polymer or an 50 epoxy used for molding and/or encapsulation. A front side surface of a die 627 may be placed on top of such spacer layer 622. A backside surface of die 627 may be wire bonded with wire bonds 621 to top ends of medium wires 515 of a bond via array 505 coupled to substrate 301. In this example, 55 both of dies 626 and 627 are disposed within bond via array 505. In this configuration, die 626 may be referred to as an up or upward facing die, and die 627 may be referred to as a down or downward facing die.

For die stack 602, short wires 510 of a bond via array 501 60 coupled to substrate 301 are coupled to a backside surface of a die 626. A front side surface of die 626 may have coupled thereto a spacer layer 622. A right side portion of a backside surface of a die 627 may be placed on top of such spacer layer 622 and a left side portion of such backside surface of 65 die 627 may be placed on tops of top ends of a left portion of a bond via array 505 of medium wires 515. A right side

14

portion of a front side surface of die 627 may be wire bonded with wire bonds 621 to top ends of medium wires 515 of a right side portion of bond via array 505 coupled to substrate 301. In this example, both of dies 626 and 627 are upward facing.

For die stack 603, dies 626 and 627 may be attached to one another with intervening bumps or balls ("bumps") 623, such as micro bumps for example. Again, rather than bumps **623**, wire bonds may optionally be used. Material for bumps 623 may include one or more of solder, Al, Sn, Ni, Au, Ag, Pb, Bi, Cu, Pt, or the like. For example, bump material may be eutectic Sn/Pb solder, lead-free solder, or high-lead solder. An under bump metallization ("UBM") layer (not shown) and an insulating layer (not shown), as well as other known details for die-to-die interconnect, may be included, though not particularly shown here for purposes of clarity and not limitation. Thus, for example, dies 626 and 627 may be interconnected with a flip-chip, ball grid array ("BGA") or other die-to-die interconnect technology prior to being coupled to substrate 301, as generally indicated by arrow 624. In this example, backside surfaces of dies 626 and 627 face one another. Accordingly, a front side surface of die 626 may be coupled to a bond via array 501, and an uninterconnected portion of such backside surface of die 627 may be coupled to a bond via array 505.

For die stack 604, short wires 510 of a bond via array 501 coupled to substrate 301 are coupled to a backside surface of a die 626. A front side surface of die 626 may have coupled thereto a spacer layer 622. A front side surface of a die 627 may be placed on top of such spacer layer 622. A backside surface of die 627 may be coupled to a redistribution layer ("RDL") 628, which may include one or more metal layers and one or more dielectric layers. Top ends of medium wires 515 of a bond via array 505 coupled to substrate 301 may be coupled to RDL 628 on a same side of die 627 to which RDL 628 is coupled. In this example, both of dies 626 and 627 are disposed within bond via array 505. In this configuration, die 626 is upward facing die, and die 627 is downward facing die

For die stack 605, short wires 510 of a bond via array 501 coupled to substrate 301 are coupled to a backside surface of a die 626. A front side surface of die 626 may have coupled thereto a spacer layer 622. A backside surface of a die 627 may be placed on top of such spacer layer 622. Top ends of medium wires 515 of a bond via array 505 coupled to substrate 301 may be coupled to such backside surface of die 627, and a front side surface of die 627 may have disposed thereon another spacer layer 625. On top of spacer layer 625 may be disposed a backside surface of a die 629. Top ends of tall wires 520 of a bond via array 502 coupled to substrate 301 may be coupled to such backside surface of die 629. In this example, both of dies 626 and 627 are disposed within bond via array 502. In this configuration, dies 626, 627 and 629 are all upward facing.

Die stack 606 is similar to die stack 605, except generally for the following differences. A backside surface of die 629 may be coupled to RDL 628, and another portion of RDL 628 may be coupled to top ends of tall wires 520 of a bond via array 502 coupled to substrate 301.

Die stack 607 is similar to die stack 606, except generally for the following differences. Rather than wire bonding via wires 621 to top ends of tall wires 520 of a bond via array 502 coupled to substrate 301, and RDL 628 is disposed on an coupled to a top of die 629 and on top ends of wires 520, which coupling may be metallurgical. In this configuration, dies 626 and 627 are upward facing, and die 629 is downward facing.

more of die stacks 603R, 604R, 605R, 607R, 608R, 609R, 610R, 611R, and 613R may be an interposer.

Die stack 608 is similar to die stack 605, except generally for the following differences. A die 633 is coupled to substrate 301 using a low-profile die-to-die interconnect technology (not shown), such as flip-chip for example. Die 633 is positioned under die 626 and is located within a bond 5 via array 501.

Die stack 609 is similar to die stack 608, except generally for the following differences. A spacer layer 635 is disposed between dies 633 and 626, and a cold plate or other heat sink 640 is coupled to a front side surface of die 629.

Die stack 610 is similar to die stack 608, except generally for the following differences. Die 629 is replaced with dies 631 and 632. A portion of a backside surface of each of dies 631 and 632 is disposed on a spacer layer 625. A left side portion of such backside surface of die 631 is coupled to top ends of tall wires 520 of a left side portion of a bond via array 502, and a right side portion of such backside surface of die 632 is coupled to top ends of tall wires 520 of a right side portion of bond via array 502.

Die stack 611 is similar to die stack 610, except generally for the following differences. A die 633 is added, such as previously described with reference to die stack 608.

Die stack 612 is similar to die stack 610, except generally for the following differences. Dies 631 and 632 have respec- 25 tive front sides thereof on spacer layer 625. Backsides of dies 631 and 632 are respectively wire bonded via wires 621 to top ends of tall wires 520 of a bond via array 502 on left and right side portions respectively thereof.

For die stack 613, separate dies 636 and 637 are coupled 30 to short wires 510 of a bond via array 501. Bond via array 501 is disposed within a bond via array 505; however, in this example a portion of bond via array 505, or a separate bond via array 505, is disposed within bond via array 501. Dies 636 and 637 may have their respective front side surfaces 35 coupled to bond via array 501. An RDL 628 is metallurgically coupled to top ends of bond via array or arrays 505, as well as to respective backside surfaces of dies 636 and 637. A top surface of RDL 628 has metallurgically coupled thereto respective backside surfaces of dies 638 and 639. 40 Dies 638 and 639 may be positioned above dies 636 and 637, respectively.

FIGS. 6E-1 through 6E-9 are block diagrams of side views of exemplary package-on-package assemblies ("die stacks") 603R, 604R, 605R, 607R, 608R, 609R, 610R, 45 611R, and 613R, each of which may have two or more bond via arrays with wires of different heights. With simultaneous reference to FIGS. 6A through 6D and 6E-1 through 6E-9, die stacks 603R, 604R, 605R, 607R, 608R, 609R, 610R, 611R, and 613R are further described. Generally, die stacks 50 603R, 604R, 605R, 607R, 608R, 609R, 610R, 611R, and 613R respectively correspond to 603, 604, 605, 607, 608, 609, 610, 611, and 613, except that die stacks 603R, 604R, 605R, 607R, 608R, 609R, 610R, 611R, and 613R may be assembled in a reverse direction or order ("upside down"). 55 Additionally, die stack 607R may have dies 626, 627 and 629 sequentially interconnected using bumps 623, and die stacks 608R and 611R may have dies 633 and 626 interconnected using bumps 623. Additionally, optionally die 627 may include TSVs 667 for interconnect dies 626 and 629 60 through such TSVs 667. Along those lines, even though bond via arrays or bumps are illustratively depicted in die stacks as described herein, in some implementations such bumps or balls may be switched for bond via arrays, and vice versa. Additionally, in die stack 613R, a bond via array 505 between dies 636 and 637 in die stack 613 may be omitted in die stack 613R. An initial or base die or dies in one or

Die stacks 603R, 604R, 605R, 607R, 608R, 609R, 610R, 611R, and 613R may be assembled before or after singulation. Furthermore, one or more of die stacks 603R, 604R,

605R, 607R, 608R, 609R, 610R, 611R, and 613R may be

16

coupled to a substrate, such as substrate 301 for example. FIGS. 7A through 7E-3 are block diagrams of side views depicting several exemplary die stacks 701 through 703, which may in part be commonly formed with reference to FIGS. 7A through 7D. Processing of such die stacks 701 through 703 may be included as part of process flow 300. With simultaneous reference to FIGS. 7A through 7E-3,

exemplary die stacks 701 through 703 are further described.

At FIG. 7A, to provide a spacer layer 711, an adhesive, encapsulant or molding compound, such as used to provide a spacer layer as previously described, may be deposited, such as by any of a variety of paste printing, transfer molding, liquid encapsulant molding, vacuum laminating, 20 spin coating or other suitable application. Spacer layer 711 may be formed over substrate 301 such that such molding compound surrounds wires 510 and 515, with top portions thereof extending above an upper surface of spacer layer 711. Spacer layer 711 may provide additional support for wires 510, as well as subsequently wires 515, for attachment of a die.

At FIG. 7B, a die 626 may be attached to top ends of short wires 510. Even though attachment of a single die 626 is described below in additional detail, a stack of dies, such as die 626 and another die 726, as well as other die, may optionally be coupled to one another in a stack. In such an implementation, longer outer BVA wires, as generally indicated by optional lengths 727, may be used to accommodate a die stack. In one implementation, the stack of dies over die 626 may be couple to another via through die connectors or electrodes or TSVs.

At FIG. 7C, an underfill layer 712 may be deposited so as to be disposed over spacer layer 711, as well as under die 626. Optionally, underfill layer 712 may be deposited after spacer layer 711 is deposited but before attachment of die **626**. At FIG. 7D, another spacer layer **713** may be deposited, such as previously described with reference to spacer layer 711, so as to surround a sidewall or sidewalls of die 626, as well as to be disposed around medium wires 515. Top portions of medium wires 515 extend above an upper surface of spacer layer 713.

For die stack 701, at FIG. 7E-1 a die 627 may be coupled to such top portions of medium wires of FIG. 7D, and subsequent thereto another underfill layer 714 may be deposited under die 627. Optionally, one or more other dies 627 may be part of such die stack 701.

For die stack 702, at FIG. 7E-2 dies 631 and 632 may respectively be coupled to such top portions of medium wires of FIG. 7D, and subsequent thereto an underfill layer 714 may be deposited under dies 631 and 632.

For die stack 703, at FIG. 7E-3 an RDL 628 may respectively be coupled to top portions of medium wires of FIG. 7D, and be metallurgically coupled to die 626. One or more dies 641 through 644 may be metallurgically coupled to a top surface of RDL 628.

Accordingly, it should be understood that substrate 301 may be a wafer for wafer-level packaging, or substrate 301 may be an individual package substrate for chip-level packaging. It should further be understood that multiple wires of varying diameters and lengths may be used. Along those lines, generally short wires may have a length in a range of approximately 0.01 to 0.1 mm, a diameter in a range of

approximately 0.01 to 0.1 mm, and a pitch in a range of approximately less than 0.5 mm. Generally medium wires may have a length in a range of approximately 0.05 to 0.5, a diameter in a range of approximately 0.01 to 0.1 mm, and a pitch in a range of approximately 0.01 to 0.5. Generally tall 5 wires may have a length in a range of approximately 0.1 to 1 mm, a diameter in a range of approximately 0.01 to 0.2, and a pitch in a range of approximately 0.01 to 0.5. Additionally, such short, medium and tall wires may be made of different materials for different conductivities and/or varying e-moduli. Such wires may be formed with e-beam may have minimal intermetallic formation with fast fusion bonding, minimal thermal preload on a package, and/or reduced stress in a package. Furthermore, such wires formed with e-beam or with photolithography may be vertical wires for densely 15 packed bond via arrays.

Generally, wires, such as wires 510, 515, and 520 are vertical within +/-3 degrees with respect to being perpendicular to a top surface 318 of substrate 301. However, such wires need not be formed with such verticality in other 20 implementations.

FIGS. 8A and 8B are respective top-down perspective views depicting exemplary angled wire configurations 800and 810. In angled wire configuration 800, an angled tall wire 520L and a tall wire 520 are fuse bonded to a same 25 landing pad 801 on a top surface 318 of substrate 301. A solder ball or bump 454 may be commonly deposited on top ends of such wires 520L and 520. In this angled wire configuration 800, which may be used for a high-power, a robust ground or supply, or other application, angled tall 30 wire 520L may generally be in a range of approximately less than 90 degrees with respect to top surface 318. In angled wire configuration 810, a bond via array 811 includes angled tall wires 520L, as well as vertical tall wires 520. Angled tall wires 520 may be used to extend to a different die than tall 35 wires 520, to provide a wire bonding surface separate from vertical tall wires 520 which may be coupled to a die or RDL, or other application. Along the above lines, at least one bond via array, whether for tall, medium, or short wires, may have a portion of such wires thereof being angled wires, 40 such as angled wires 520L for example.

FIGS. 9A and 9B are block diagrams of side views of exemplary in-process bond via array configurations 911 through 913 and 914 through 916, respectively. FIGS. 9A and 9B are described together, as portions of each may be 45 used in a device.

Along those lines, two or more of same instances or combinations of different instances of bond via array configurations 911 through 916 may be disposed on a common substrate 301. Each of bond via array configurations 911 50 through 916 includes two bond via arrays with wires 310 and 320 of different heights, as previously described. In these examples, short wires 310 and tall wires 320 are used; however, other combinations of wires may be used in other examples in accordance with the above description.

Bond via array configuration 911 includes a die 626 coupled to an inner bond via array formed of wires 310. An outer bond via array formed of wires 320, in which such inner bond via array is located, has coupled thereto one or more electronic components 901. Die 626 may be coupled 60 to one or more electronic components 901 via wires 310 and 320, as well as by bumps 623 and substrate 301 such as previously described. Electronic components 901 may be above die 626.

Electronic components **901** are discrete components or 65 devices. Electronic components **901** may be active, passive, or electromechanical components. For purposes of clarity by

way of example and not limitation, it shall be assumed that electronic components 901 are passive components. Examples of passive components include one or more capacitors ("C") including arrays and networks thereof, one or more resistors ("R") including arrays and networks thereof, one or more magnetic devices including inductors ("L"), RC networks, LC networks, RLC networks, transducers, sensors, detectors, and antennas, among others. Examples of active components include transistors, opto-electronic devices, and diodes, among others.

Bond via array configuration 912 includes a die 626 coupled to an inner bond via array formed of wires 310. An outer bond via array formed of wires 320, in which such inner bond via array is located, has coupled thereto an RDL 628. Coupled to RDL 628 may be one or more electronic components 901. Die 626 may be coupled to one or more electronic components 901 via wires 310 and 320 and RDL 628, as well as by bumps 623 and substrate 301 such as previously described. Electronic components 901 may be above die 626, and RDL 628 may be over die 626 by bridging wires 320 of a bond via array thereof.

Bond via array configuration 913 includes a die 626 coupled to an inner bond via array formed of wires 310. An outer bond via array formed of wires 320, in which such inner bond via array is located, has coupled thereto an interposer 908. Coupled to interposer 908 may be one or more electronic components 901. Again, die 626 may be coupled to one or more electronic components 901 via wires 310 and 320 and interposer 908, as well as by bumps 623 and substrate 301 such as previously described. Electronic components 901 may be above die 626, and interposer 908 may be over die 626 by bridging wires 320 of a bond via array thereof.

In bond via array configurations 911 through 913, electronic components 901 are disposed outside of a perimeter of an inner die 626. With respect to bond via array configurations 911 through 913, at least one electronic component 901 is at least partially disposed outside of an inner bond via array, and a die 626 is at least partially disposed within an outer bond via array. However, in bond via array configurations 914 through 916, at least one electronic component 901 is disposed at least partially within an outer bond via array, as well as disposed within an outside perimeter of upper die 627.

Bond via array configuration 914 includes a die 627 coupled to an outer bond via array formed of wires 320. An inner bond via array formed of wires 310, located within such outer bond via array, may have coupled thereto one or more electronic components 901. Die 627 may be coupled to one or more electronic components 901 via wires 310 and 320, as well as by bumps 623 and substrate 301 such as previously described. Electronic components 901 may be below die 627, and die 627 may be over one or more electronic components 901 by bridging wires 320 of a bond via array thereof.

Bond via array configuration 915 includes a die 627 coupled to an outer bond via array formed of wires 320. An inner bond via array formed of wires 310, located within such outer bond via array, may have coupled thereto an RDL 628. RDL 628 may have coupled thereto one or more electronic components 901. Die 627 may be coupled to one or more electronic components 901 via wires 310 and 320 and RDL 628, as well as by bumps 623 and substrate 301 such as previously described. Electronic components 901 may be below die 627, and die 627 may be over one or more electronic components 901 by bridging wires 320 of a bond via array thereof.

Bond via array configuration 916 includes a die 627 coupled to an outer bond via array formed of wires 320. An inner bond via array formed of wires 310, located within such outer bond via array, may have coupled thereto an interposer 908. Interposer 908 may have coupled thereto one or more electronic components 901. Die 627 may be coupled to one or more electronic components 901 via wires 310 and 320 and interposer 908, as well as by bumps 623 and substrate 301 such as previously described. Electronic components 901 may be below die 627, and die 627 may be over one or more electronic components 901 by bridging wires 320 of a bond via array thereof.

While the foregoing describes exemplary embodiment(s) in accordance with one or more aspects of the invention, other and further embodiment(s) in accordance with the one 15 or more aspects of the invention may be devised without departing from the scope thereof, which is determined by the claim(s) that follow and equivalents thereof. Claim(s) listing steps do not imply any order of the steps. Trademarks are the property of their respective owners.

What is claimed is:

- 1. An apparatus, comprising:
- a first substrate having a conductive layer;

first plated conductors in a first region extending from a 25 surface of the conductive layer;

second plated conductors in a second region extending from the surface of the conductive layer;

wherein the first plated conductors and the second plated conductors are external to the first substrate;

wherein the first region is disposed at least partially within the second region;

wherein the first plated conductors are of a first height; wherein the second plated conductors are of a second height greater than the first height;

a second substrate coupled to first ends of the first plated conductors;

the second substrate having at least one electronic component coupled thereto;

a die coupled to second ends of the second plated con- 40 ductors; and

the die located over the at least one electronic component.

- 2. The apparatus according to claim 1, wherein the at least one electronic component includes a discrete passive component.
- 3. The apparatus according to claim 2, wherein the second substrate includes a redistribution layer.
- **4**. The apparatus according to claim **2**, wherein the second substrate includes an interposer.
- 5. The apparatus according to claim 1, wherein the second 50 substrate includes a redistribution layer.
- **6**. The apparatus according to claim **5**, wherein the at least one electronic component includes a network of two discrete passive components selected from a resistor, a capacitor, or an inductor coupled to the redistribution layer.
- 7. The apparatus according to claim 1, wherein the second substrate includes an interposer.
- **8**. The apparatus according to claim **7**, wherein the at least one electronic component includes a network of two discrete passive components selected from a resistor, a capacitor, or 60 an inductor coupled to the interposer.
 - 9. The apparatus according to claim 1, wherein: the first plated conductors include a first plated layer; and the second plated conductors include the first plated layer and a second plated layer thereover.
 - 10. An apparatus, comprising:
 - a first substrate having a conductive layer;

20

first plated conductors in a first region extending from a surface of the conductive layer;

second plated conductors in a second region extending from the surface of the conductive layer;

wherein the first plated conductors and the second plated conductors are external to the first substrate;

wherein the first region is disposed at least partially within the second region;

wherein the first plated conductors are of a first height; wherein the second plated conductors are of a second height greater than the first height;

a die coupled to first ends of the first plated conductors;
 a second substrate coupled to second ends of the second plated conductors;

the second substrate having at least one electronic component coupled thereto; and

the second substrate located over the die.

- 11. The apparatus according to claim 10, wherein the at least one electronic component includes a discrete passive 20 component.
 - 12. The apparatus according to claim 11, wherein the second substrate includes a redistribution layer.
 - 13. The apparatus according to claim 11, wherein the second substrate includes an interposer.
 - 14. The apparatus according to claim 10, wherein the second substrate includes a redistribution layer.
 - 15. The apparatus according to claim 14, wherein the at least one electronic component includes a network of two discrete passive components selected from a resistor, a capacitor, or an inductor coupled to the redistribution layer.
 - **16**. The apparatus according to claim **10**, wherein the second substrate includes an interposer.
- 17. The apparatus according to claim 16, wherein the at least one electronic component includes a network of two35 discrete passive components selected from a resistor, a capacitor, or an inductor coupled to the interposer.
 - 18. The apparatus according to claim 10, wherein:
 - the first plated conductors include a first plated layer; and the second plated conductors include the first plated layer and a second plated layer thereover.
 - **19**. A method, comprising:

obtaining a first substrate;

forming a conductive layer on an upper surface of the first substrate;

forming a first resist layer on the conductive layer;

patterning the first resist layer to provide a first mask with first vias from an upper surface of the first resist layer down to an upper surface of the conductive layer;

through-mask plating in the first vias to provide first plated conductors in a first region extending from the upper surface of the conductive layer;

forming a second resist layer over the first plated con-

patterning the second resist layer to provide a second mask with second vias from an upper surface of the second resist layer down to upper surfaces of a subset of the first plated conductors;

through-mask plating in the second vias to provide second plated conductors in a second region extending down to the upper surfaces of and including the subset of the first plated conductors;

removing the first resist layer and the second resist layer; removing portions of the conductive layer between the first plated conductors and the second plated conductors.

wherein the first plated conductors and the second plated conductors are external to the first substrate;

20

21

- wherein the first region is disposed at least partially within the second region;
- wherein the first plated conductors are of a first height; wherein the second plated conductors are of a second height greater than the first height;
- coupling a second substrate to first ends of the first plated conductors:
- the second substrate having at least one electronic component coupled thereto;
- coupling a die to second ends of the second plated conductors; and
- wherein the die is located over the at least one electronic component.
- 20. The method according to claim 19, wherein:
- the first conductive layer is a seed layer or an adhesion
- the removing of the first resist layer precedes the forming of the second resist layer.
- 21. An apparatus, comprising:
- a first substrate;
- first plated conductors on a first region of a surface of the first substrate, the first plated conductors directly coupled to the surface of the first substrate;
- second plated conductors on a second region of the 25 surface of the first substrate, the second plated conductors directly coupled to the surface of the first substrate;

wherein:

- the first plated conductors and the second plated con- 30 ductors are external to the first substrate;
- the first region is disposed at least partially within the second region;
- the first plated conductors are of a first height; and the second plated conductors are of a second height 35 greater than the first height;
- a first electronic component coupled to ends of the first plated conductors;
- a second substrate coupled to ends of the second plated nate substrate; and
- a second electronic component coupled to the second substrate and located over the first electronic compo-
- 22. The apparatus of claim 21, further comprising a 45 support layer or molding layer disposed on the surface of the first substrate, wherein at least a portion of the second plated conductors is within the support layer or molding
- 23. The apparatus of claim 21, further comprising an 50 ductors. underfill layer disposed between the first electronic component and the second electronic component.
- 24. The apparatus of claim 21, further comprising an underfill layer disposed between the first electronic component and the second substrate.
- 25. The apparatus of claim 21, wherein the first electronic component is connected to the second electronic component via at least the first and second plated conductors.
- 26. The apparatus of claim 21, wherein the second substrate is coupled to the second electronic component via 60 at least one wire.
- 27. The apparatus of claim 21, further comprising bump or ball interconnects disposed between and coupling the second substrate and the ends of the second plated conduc-
- 28. The apparatus of claim 21, wherein the first substrate comprises an interposer or a redistribution layer.

- 29. The apparatus of claim 21, wherein the second electronic component comprises a network of two discrete circuit elements.
- 30. An apparatus, comprising:
 - an interconnection component;
 - first plated conductors on a first region of a surface of the interconnection component, the first plated conductors directly coupled to the surface of the interconnection component;
 - second plated conductors on a second region of the surface of the interconnection component, the second plated conductors directly coupled to the surface of the interconnection component;

wherein:

- the first plated conductors and the second plated conductors are external to the interconnection compo-
- the first region is disposed at least partially within the second region;
- the first plated conductors are of a first height; and the second plated conductors are of a second height greater than the first height;
- a die coupled to ends of the first plated conductors;
- a laminate substrate coupled to ends of the second plated conductors; and
- an electronic component electrically connected to at least some of the second plated conductors and located over the die.
- 31. The apparatus of claim 30, further comprising a support layer or molding layer disposed on the surface of the interconnection component, wherein at least a portion of the second plated conductors is within the support layer or molding layer.
- 32. The apparatus of claim 30, further comprising an underfill layer disposed between the die and the electronic component.
- 33. The apparatus of claim 30, further comprising an conductors, the second substrate comprising a lami- 40 underfill layer disposed between the die and the laminate substrate.
 - 34. The apparatus of claim 30, wherein the laminate substrate is coupled to the die via at least one wire.
 - 35. The apparatus of claim 30, wherein the electronic component is connected to the die via at least the first plated conductors.
 - 36. The apparatus of claim 30, further comprising bump or ball interconnects disposed between and coupling the laminate substrate and the ends of the second plated con-
 - 37. The apparatus of claim 30, wherein the interconnection component comprises an interposer or a redistribution
 - 38. The apparatus of claim 30, wherein the electronic 55 component comprises a network of two discrete circuit elements.
 - 39. The apparatus of claim 30, wherein the electronic component is a first electronic component, and wherein the apparatus further comprises a second electronic component electrically connected to at least some of the second plated conductors and located over the die.
 - 40. The apparatus of claim 39, wherein the die is connected to the first and second electronic components via at least the first plated conductors.
 - 41. The apparatus of claim 40, wherein the first and second electronic components are disposed at least partially outside of the first region.

22

- 42. The apparatus of claim 30, wherein a back surface of the die is at a third height between the first and second heights.
- 43. The apparatus of claim 42, further comprising a spacer over the back surface of the die, the spacer having a 5 thickness substantially equal to the difference between the second and third heights.

* * * * *