

(19)  
(12)

(KR)  
(B1)

(51) Int. Cl.<sup>6</sup>  
G11C 16/00

(45)  
(11)  
(24)

2001 03 15  
10-0284916  
2000 12 26

(21)	10-1998-0030561	(65)	1999-0014266
(22)	1998 07 29	(43)	1999 02 25
(30)	97-203260 1997 07 29	(JP)	
	98-000745 1998 01 06	(JP)	
(73)	가 가		
	가 가 가		가 72
(72)	가 가 가		580-1가 가
	가 가 가		580-1가 가
(74)	,		

(54)

가

가

가

12

- 1 NAND EEPROM
- 2a 1 EEPROM
- 2b 1 EEPROM
- 3 1 EEPROM
- 4 1 EEPROM
- 5 1 EEPROM
- 6 5
- 7 EEPROM
- 8 7
- 9 EEPROM
- 10 NAND EEPROM
- 11 1 NAND EEPROM
- 12 11 EEPROM

13	12	NAND		
14	12	NAND		
15	12	NAND		
16	12	NAND		
17	12	NAND		
18	12	NAND		
19	12	EEPROM		
20a,	20b			
21	12	EEPROM		
22	12	NAND		
23	12	NAND		
24	12	NAND		
25			NAND	EEPROM
26			NAND	EEPROM
27			NAND	EEPROM
28			NAND	EEPROM
29	12			
30	12			
31	12			
32	1			
33	1			
34	1			
35	1			
36		2	NAND	EEPROM
37	2	EEPROM		
38	2			
39	2	EEPROM		
40	2			
41	2			
42	2	1	NAND	EEPROM
43	2	2	NAND	EEPROM
44	2	3	NAND	EEPROM
45	2	4	NAND	EEPROM
46		2		EEPROM

47

3

EEPROM

< >

10 : NAND

11 :

12 :

13 :

14 :

15 :

16 :

17 :

18 : / (I/O)

S/A :

가

No. 9-203260(97. 7. 29)

No. 10-000745(98.1.6)

가

EEPROM  
(NAND

EEPROM  
, NOR

, AND

, DINOR

)

NAND

NAND

EEPROM

가 가

NAND  
)

EEPROM  
가

FETMOS

NAND

가

NAND

NAND

( )

NAND EEPROM, K. -D. Suh et al., "A 3.3 V 32Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme," IEEE J. Solid-State Circuits, vol.30, pp. 1149-1156, Nov. 1995. ( 1),

Y. Iata et al., " A 35ns Cycle Time 3.3 V Only 32Mb NAND Flash EEPROM," IEEE J. Solid-State Circuits, vol. 30, pp.1157-1164, Nov. 1995. ( 2)

1, 3) 1 NAND EEPROM 1( 1 1) 2(

1, 10 NAND EEPROM, BSEL, CG<sub>0</sub> CG<sub>15</sub>, WL<sub>0</sub> WL<sub>15</sub>

, BL<sub>0</sub> BL<sub>4243</sub>, SSL, GSL, S/A (

2a, 1 NAND, 2b, (program)

2b, (Bulk) n p, F

1, 2a, 2b, NAND (10) N MOSFET NMOS

BL, NMOS



"0" "1" , ,  
 가 , 0V 0.7V가 , ,  
 , , 0.7V , "1" , 가 , ,  
 "0" "1" , , "1" , 가 , ,  
 가 "1" 10  
 4( 1 5)  
 NAND SSL , , 0V , , V<sub>CC</sub> GSL  
 NAND 0V , , , ,  
 FN 가 , , 가 , ,  
 , V<sub>CC</sub> NAND NAND  
 , , , P , ,  
 , , , NAND , ,  
 , , , B , ,  
 $B = C_{ox} / (C_{ox} + C_j)$   
 , C<sub>ox</sub> , C<sub>j</sub>  
 , NAND , C<sub>ox</sub> C<sub>j</sub>  
 , , , ,  
 5 , 6  
 , 5, 6 , LOAD, SBL, BLSHF, latch1, latch2 S/A  
 , N<sub>sense</sub>  
 5 , S/A LOAD( 1 CM<sub>OUT</sub>  
 ) BL BL BLSHF가 P M2 ,  
 BL M1 , P , M2 , N M1 N<sub>sense</sub> M2 ,  
 LT , N<sub>sense</sub> DCB N<sub>sense</sub> LT 2 Q  
 , N SBL M3 , N<sub>sense</sub> LT 2 NMOS  
 , M4 , LT 1 /Q( , ) ,  
 , 가 /Q( 1 , ) ,  
 NMOS NMOS M5 NMOS latch1 LT 1 Q  
 NMOS M7 , LT 가 2 Q , M5 , 가 , N<sub>sense</sub> latch1 LT 1 Q  
 latch2 , ( inverse read ) ( NMOS M7 )  
 , LT 2 CMOS IV1, IV2 가 ( ,  
 ) , 1 CMOS IV1 IV2 ( 2 ( 1 Q ) /Q ) , / i/O ,  
 2 CMOS IV2 ( 2 ( 1 Q ) /Q ) , / i/O ,  
 , 5 , , , ,  
 EEPROM Q "L", /Q "H" , , M3 M4 M2 LT ,  
 , , , M5 , , BL I<sub>CELL</sub> , ,  
 , 가 BL NAND , "1" 가 , 가 ,  
 , 가 M7 , /Q 가 LT , 가 "H"

BL NAND "0" 가 , , LT  
 "H" M7 가 , , LT  
 가 , , /Q "L", / Q, "H"가 I/O .  
 LT Q , , /Q "H", /Q "L", Q "L" , , 가 ("1" ("0" ),  
 EEPROM , , S/A "L", Q가 "H" "H" , , 가 가  
 EEPROM / 가 , , "0" Q "L", "1" LT  
 Q "H"가 BL M4가 , Q Q "L", "1" 가  
 M4 Q BL "L" 가 가 NAND , " H" 가  
 가 , EEPROM , , ( ,  
 ), 가 , , LT  
 S/A , ,  
 LT Q "L" LT Q "H" Q , ,  
 , ( )  $V_{ref} (>0V)$  가 ,  $0V$   $V_{ref}$   
 ,  $0V$   $V_{ref}$   
 , 5 ( ) , 가 ,  
 , EEPROM , DRAM / 가 , / ( ,  
 ) ( ) .  
 EEPROM , , 512 가 , , 1 , 1  
 가 가  $0V$   $1V$  , , 가  $0V$  가 .  
 NAND 가 ( ) 511 가 ,  
 ( , 가 , , 가 ) , ( ,  
 , , 가 , ,  
 , 가 가 1  
 , , 가 .  
 BLSHF, DCB가  $V_{CC}$  , BL ( 가 가 ) . , ,  
 가 , , LOAD가  $V_{SS}$  , latch1  $V_{CC}$  , ,  
 가 , , 1 LT , Q가  $V_{CC}$  ,

/Q가  $V_{SS}$  ,  
 LT 가 I/O , Q, /Q 가  $V_{CC}, V_{SS}$  ,  
 Q  $V_{CC}$  ,  
 BL  $V_{SS}$  LT , BL BL  $V_{CC}$  , WL<sub>0</sub>  
 WL<sub>15</sub> 가 , WL<sub>2</sub> BL  $V_{CC}$  , WL<sub>2</sub>  
 $V_{pgm}(20V)$  ,  $V_{pass}(10V)$  ,  
 CELL<sub>2</sub> .  
 $V_{ref}(0.5V)$  가 ,  $V_{read}(4.5V)$  가 WL<sub>2</sub> ( )  
 M2 가 LOAD 1.8V  
 $2\mu A$  ,  $1.5\mu A$  가  
 ( )  $V_{ref}(0.5V)$  )  
 $V_{CC}$  BL MOS BL M1 가 BL  
 BLSHF 1.8V M1 ,  $N_{sense}$ 가  $V_{CC}$  , 0.9V  
 $N_{sense}$ 가  $V_{CC}$  ,  $N_{sense}$ 가  $V_{CC}$  ,  $V_{ref}$  latch1  $V_{CC}$  ,  
 $N_{sense}$   $V_{CC}$  , /Q  $V_{SS}$  , Q  $V_{CC}$  .  
 Q  $V_{CC}$  , 1  
 Q 가  $V_{CC}$ 가 .  
 $N_{sense}$ 가  $V_{SS}$  , LT , Q  $V_{SS}$  ,  
 7, 8  
 7 , WL<sub>15</sub> , CELL<sub>11</sub>  
 CELL<sub>15</sub> , 가 .  
 CELL<sub>15</sub> , 가 , 가  
 $R_0, R_{i1}, R_{i2}, \dots$  , CELL<sub>15</sub>  $S_{i5}$  가 (rise).  
 $I_{CELL\ i1} \times R_0 + I_{CELL\ i2} \times (R_0 + R_{i1}) + I_{CELL\ i3} \times (R_0 + R_{i1} + R_{i2}) + I_{CELL\ i4} \times (R_0 + R_{i1} + R_{i2} + R_{i3})$  .  
 $V_{ref} = 0.5$  , 가 CELL<sub>15</sub>  $S_{i5}$  가 0.5V  
 , CELL<sub>15</sub> 0V .  
 CELL<sub>15</sub> , CELL<sub>i1</sub>  
 CELL<sub>i4</sub> , CELL<sub>i1</sub> CELL<sub>i4</sub> .  
 $I_{CELL\ i1} \times R_0 + I_{CELL\ i2} \times (R_0 + R_{i1}) + I_{CELL\ i3} \times (R_0 + R_{i1} + R_{i2}) + I_{CELL\ i4} \times (R_0 + R_{i1} + R_{i2} + R_{i3})$   
 가 .  
 CELL<sub>15</sub>  $V_{ref}$  , 8 ,  
 (distribution foot)가 가 ( )  $V_{ref}$  ,

, NAND EEPROM , 1 ) 16 9 , 64M NAND EEPROM 1 ECC( 528 (512 + 16 ) , 528 64 가 , 가 , 512 9 EEPROM , 1 1 9 1 528 64 ) 64 1 ( 2 2 , , 가 , 528 가 , NAND , V<sub>ref</sub> , 5 , 가 , 2 , 2 , 2 EEPROM 10 , Output , REG-NTOGL 가 , N-Input ( REG-NTOGL ) Output , ( 가 ) N-Input , REG -NTOGL , REG-NQ T15 "H" N-Input "L" , T14, T15 T6 BL T5 "H" N-Input "L" T5 T6 T13, T1 , V<sub>th</sub> T1 T1 NOR T3 , T3 NOR T3 T6 가 , V<sub>pp</sub>-V<sub>th</sub>가 가 , T1 BL , N-Input "H" , BL "L" , "H" , Output , BL "H" , Output N-Input 가 , REG-NTOGL , Output N-Input , 가 , NAND EEPROM , 1 528 , 가 , 2 , NAND EEPROM , 가







10 (13) 11 (20) (11) NAND S/A , S/A 가 11  
 , 21 (20) ,  
 S/A ,  
 , LOAD, SBL, DCB, BLSHF, latch1, latch2 S/A  
 load, RESET 가 (20), (21)  
 N<sub>prog</sub> (20) .  
 NAND (10) , 5 NAND (10) NAND  
 (10) , MOSFET , NAND  
 CELL<sub>0</sub> , CELL<sub>15</sub> 가 , NMOS NMOS  
 BL , 가 , NMOS , CELL<sub>0</sub> CELL<sub>15</sub>  
 . , WL<sub>0</sub> WL<sub>15</sub> ,  
 . SSL , , GSL  
 . S/A , 5 S/A BLSHF가 ,  
 S/A , BL M1 , M1 N<sub>sense</sub>  
 N LOAD M2 ,  
 N<sub>sense</sub> LT , P N<sub>sense</sub>  
 DCB 2 Q , N SBL LT M3 , N<sub>sense</sub> LT  
 , NMOS 가 M4 , LT 1 /Q  
 , NMOS M5 , 가 LT latch1  
 NMOS M7 , LT 2 2 Q ( N<sub>sense</sub> /Q NMOS  
 , 가 2 2 NMOS ( M6 ) latch2  
 LT , 2 CMOS IV1, IV2 가 ( )  
 )  
 2 CMOS 1 CMOS IV2 IV1 ( 2 ( 1 Q) /Q) , / i/0가 ,  
 (20) , LT 1 /Q , N<sub>prog</sub> , 1 NMOS M8 ,  
 load가 , LT 2 Q , N<sub>prog</sub> 2 NMOS M9 , 2 NMOS  
 M9 , RESET가 , 3 NMOS M10 ,  
 .  
 13 , 12 NAND  
 , S/A ,  
 (S1 S6)  
 S1 , S/A LT  
 S2 , S/A , S/A  
 (20)  
 S3 ,  
 S4 , S/A (20)  
 LT ,  
 S5 ,  
 S6 , 1 S/A 가 S3 가 ,  
 ,

14 , 12 NAND (10)  
 , 13 14 , NAND

가 , ( N<sub>sense</sub> )  
 DCB가 V<sub>CC</sub>가 , N<sub>sense</sub>가  
 LOAD가 V<sub>SS</sub> ,  
 latch1 V<sub>CC</sub>가 , 가 , 1  
 LT Q가 V<sub>CC</sub> , /Q가 V<sub>SS</sub> .  
 , I/O Q, /Q 가 , V<sub>CC</sub>, V<sub>SS</sub> , LT  
 가 , Q가 V<sub>SS</sub>가 ,

Q가 V<sub>CC</sub>가 .( S1)  
 , , load가 V<sub>CC</sub> V<sub>CC</sub>+  
 , N<sub>prog</sub>가 V<sub>CC</sub> V<sub>CC</sub>-V<sub>th</sub>  
 , V<sub>th</sub> NMOS M8  
 . ( S2)

, S/A 가 , LT ,  
 V<sub>SS</sub> ,  
 V<sub>CC</sub> , WL<sub>2</sub> ,  
 WL<sub>2</sub>가 V<sub>pgm</sub>(20V ) , WL<sub>2</sub> ,  
 CELL<sub>2</sub> V<sub>pass</sub> (10V ) .  
 .( S3)

, ,  
 N<sub>prog</sub> V<sub>CC</sub> V<sub>CC</sub>-V<sub>th</sub> , RESET V<sub>CC</sub> ,  
 LT Q V<sub>SS</sub>, /Q V<sub>CC</sub>가 ,  
 , Q가 V<sub>CC</sub>, /Q가 V<sub>SS</sub> LT ,  
 . ( S4)

, ( S5 )  
 , S/A , WL<sub>2</sub>  
 V<sub>ref</sub>(0.5V )가 , V<sub>read</sub>(4.5V )가 .  
 , M2 가 LOAD 1.8V ,  
 2μA , , 1.5μA 가  
 , ( ) V<sub>ref</sub>(0.5V )

, V<sub>CC</sub> , MOS M1  
 BLSHF 1.8V 가 , N<sub>sense</sub>가 V<sub>CC</sub>가 가 M1 0.9V  
 , N<sub>sense</sub>가 V<sub>CC</sub>가 가 latch1 V<sub>CC</sub>가 .  
 N<sub>sense</sub>가 V<sub>CC</sub> , N<sub>sense</sub> V<sub>CC</sub> , /Q V<sub>SS</sub>, Q V<sub>CC</sub>가 .  
 Q 가 V<sub>CC</sub>("1")가 , Q V<sub>CC</sub>가 , 1  
 . ( S6)

N<sub>sense</sub>가 V<sub>SS</sub> , LT , Q V<sub>SS</sub> .  
 , 12 EEPROM ,  
 , (20) ,  
 가 , 가

, EEPROM , ,  
 , 가 , 가 .  
 , 15 ,



2

DCB가  $V_{CC}$ 가 ,  $N_{sense}$ 가 , 1  
 가, LOAD가  $V_{SS}$  , latch1  $V_{CC}$ 가 , 1  
 LT , Q가  $V_{CC}$ , /Q가  $V_{SS}$  .

$V_{read}(4.5V)$  )가 ,  $W_{L2}$  ,  $V_{ref}(0.5V)$  )가 ,  
 M2 LOAD 1.8V  
 ,  $2\mu A$  ,  $1.5\mu A$  가

$V_{CC}$  , MOS M1 BLSHF BL  
 1.8V , BL 가, 0.9V  
 M1 가 ,  $N_{sense}$ 가  $V_{CC}$ 가 .

latch1  $N_{sense}$ 가  $V_{CC}$ 가 가 latch2가  $V_{CC}$ 가 .  
 latch2가  $V_{CC}$ 가 .

$N_{sense}$   $V_{CC}$  , Q  $V_{SS}$  , /Q  $V_{CC}$ 가  $V_{ref}$  .  
 $W_{L2}$  ,  $V_{ref}$   $V_{SS}$  .

I/O 가 , Q, Q/ 가  $V_{CC}$ ,  $V_{SS}$  ,  
 Q  $V_{SS}$ 가 ,  
 가 Q  $V_{CC}$  .

$V_{CC+}$  가 ,  $N_{prog}$ 가 ,  $V_{CC}$   $V_{CC}-V_{th}$  load가  $V_{CC}$  .

Q ,  $V_{SS}$ 가 .  
 Q ,  $V_{SS}$  , LOAD가  $V_{SS}$  , latch1  $V_{CC}$ 가 , 가 .  
 가 S/A 가 가 I/O LT ,

( ) ,  
 $N_{prog}$   $V_{CC}$  ,  $V_{CC}-V_{th}$  , RESET ,  $V_{CC}$  ,  
 LT Q  $V_{SS}$ , /Q  $V_{CC}$  가 .

/Q가  $V_{SS}$ 가 LT , Q가  $V_{CC}$ ,  
 ,

19 ( ) ,  $V_{ref}$

20a, 20b ,  $V_{ref}$  1V . 20a  
 64M NAND EEPROM (distribution foot)가 ,  
 $V_{ref}$  1.1V 1.9V .  
 20b ( ) I/O ,

$N_{prog}$   $V_{CC}$   
 21  
 DCB가  $V_{CC}$ 가  
 LOAD가  $V_{SS}$  , latch1  $V_{CC}$ 가  
 LT Q  
 가  $V_{CC}$  , /Q가  $V_{SS}$  . 1  
 , , Q, /Q I/O 가 , 가  
 , Q  $V_{SS}$ 가 , Q  $V_{CC}$   
 DCB가  $V_{CC}$ 가 , 가  
 ,  $V_{read}(4.5V)$  )가 ,  $WL_2$   $V_{ref}(0.5V)$  )가  
 1.8V LOAD  
 1.5 $\mu A$  가 ( )  $V_{ref}(0.5V)$  ) 2 $\mu A$  , ,  
 BLSHF BL  $V_{CC}$  , MOS M1  
 1.8V M1 가 ,  $N_{sense}$ 가  $V_{CC}$  BL 가 0.9V  
 latch1  $N_{sense}$ 가  $V_{CC}$ 가 가 latch2가  $V_{CC}$  ,  
 latch2가  $V_{CC}$  .  
 ,  $N_{sense}$   $V_{CC}$  , Q  $V_{SS}$  , /Q  $V_{CC}$  ,  
 , 가  $V_{ref}$  , Q  $V_{SS}$   
 , /Q  $V_{CC}$ 가 ,  $WL_2$  ,  $V_{ref}$   
 ,  $V_{CC}$  .  
 가 ,  $N_{prog}$ 가  $V_{CC}$   $V_{CC}-V_{th}$  . load가  $V_{CC}$   $V_{CC+}$   
 , Q  $V_{SS}$  , 가 ,  
 , I/O ,  
 , BL S/A 가 LT ,  
 ,  $V_{CC}$   $V_{CC}-V_{th}$  , RESET  $V_{CC}$  ,  $N_{prog}$   
 LT Q  $V_{SS}$ 가, /Q  $V_{CC}$ 가 .  
 $V_{CC}$  , /Q가  $V_{SS}$  LT , , Q가

16 S17 ,  
 RESET V<sub>CC</sub> 가  
 Q , V<sub>SS</sub>  
 , 16 S17 22 가 S16 ,  
 1 S/A 가 가 ,  
 S17A ( ,  
 23 17 , 17 S20, S21 , 22 ,  
 S28) , 16 , 22 ,  
 24 23 , 23 S23( ) ,  
 22 , 16 17 ,  
 , 가 가 ,  
 가 가 , S/A S/A  
 , S/A S/A S/A  
 S/A S/A  
 , NAND EEPROM 25, 26, 27  
 , V<sub>pgm</sub> / 가  
 , 가 가  
 , 가 가  
 , ( 26 S31) ,  
 V<sub>CC</sub> V<sub>CC</sub>-V<sub>th</sub> load가 V<sub>CC</sub> V<sub>CC</sub>+ N<sub>prog</sub>가 ( S32).  
 , 14, 15 S/A 가 LT ( S33  
 S35). /  
 , V<sub>pgm</sub> , 15V , 0.5V ,  
 , 17.5V 1 ( 1 ) 가  
 . ( S36).  
 , ( S37). ,  
 N<sub>prog</sub> V<sub>CC</sub> V<sub>CC</sub>-V<sub>th</sub> , RESET V<sub>CC</sub> ,  
 LT Q V<sub>SS</sub>, /Q V<sub>CC</sub> ,  
 , Q가 V<sub>CC</sub> , /Q가 V<sub>SS</sub>  
 , LT , 1 ,  
 , ( S39 S40).  
 , V<sub>pgm</sub> , 15V , , ( S38)  
 , 15V , , 17.5V ,  
 , 가 가  
 , 가 ( S41) 15.5V , 2 ( 2 )  
 , 28 1 2 , 1 가  
 , 1 2 .



16V, 1V, 15V, 가, 가, 2, 가, 가

26, 27, ( 2, 4, 8, ... ) 가, 가

12, 29, N<sub>prog</sub>, C1, 가, (20a), 30, (20b), 가

N<sub>prog</sub>, 12, (20c), (20), (21), NMOS, NMOS, M8, M9, M10, M11, PMOS, M13, 31, M12, M13, 가

RESET, 가, /RESET, PMOS, /Q, V<sub>CC</sub>

(20c), (21c), 가, 가

1, 가, 가

(20), ( 가 OK가 ) 가, 가 V<sub>ref</sub>

가, (20), LT

5, ( 가 OK가 ) 가, 가

2, LT, 1, 2, 가, Q가 (V<sub>SS</sub>) "H"

N<sub>sense</sub>, LT, latch2, 가

32, S51, LT

S52, V<sub>ref</sub>, V<sub>SS</sub>, Q가 V<sub>CC</sub>, /Q가 V<sub>SS</sub>가

가, LT가, 가, V<sub>ref</sub>, V<sub>SS</sub>, OFF, 가, "0"

S53, 가, V<sub>ref</sub>, V<sub>ref</sub>

( latch1 ) 가, V<sub>ref</sub>, V<sub>ref</sub>

Q가 V<sub>CC</sub>, /Q가 V<sub>SS</sub>가, Q가 V<sub>CC</sub>, /Q가 V<sub>SS</sub>

S54, 1, S/A, 가, 가 S55

S52, V<sub>SS</sub>, V<sub>ref</sub>, 가, 가

가 ,  $V_{ref}$

(20)

가

32 33 S55

32, 33 1 1 S/A 가 가

1 1 S/A LT

S61 S/A S63 가 가 S64 1

S62 S/A 가 가 (S65) 가 S62

1 가 S67  $V_{ref}$  Q

$V_{ss}$  가  $V_{cc}$ , /Q가  $V_{ss}$ 가 LT가

가 S68, S69 (S67) (S68)

1 S/A 가 가 (S70)

1

< 2 >

36 NAND EEPROM 2 / 11 NAND EEPROM NAND 가

(102)가 36 11 2 NAND EEPROM NAND

BL, (11) WL (11) (12) (11)

BL (15) (102) (102) (11)

(18) (14) (15) (15) (1/0)

(11) (16)

(17)

(12) WL

(102) BL

(17) NAND / /

(11) 4 8, 16 32 M 1

NAND NAND 가 가 가 가 FETMOS

1 1 가 가 11 1 1 가 37

38 36 (102) 1 BLi (106) 2 2 CMOS IV1, IV2 (106)

M31 I/O LT LT 2 Q NMOS NMOS M24

M24 가 NMOS  $N_{sense}$ 가 M21 BLi NMOS NMOS M21,

PMOS  $N_{sense}$  M22 LOAD

1, 2 MOS / Q, Q DCB M23 latch2 LT

M27 ( ) NMOS

M25, M26  
 LT (120)가  
 M30 NMOS load  
 M30 N<sub>erase</sub>  
 NMOS M30 LT 2 Q (120) MOS NMOS  
 M28 Q  
 NMOS M29 M29 M27 NMOS M29 M27  
 M25, M26 M27 LT M29, M27 (120) N<sub>erase</sub> 2  
 N<sub>sense</sub> AND NMOS M29, M27  
 Q (123)  
 39 NAND 36 EEPROM (17)  
 S73 1 (102)  
 S74 (120) LT (106)  
 S75 LT  
 S76  
 S77 1 가 73  
 S78 (120)  
 AND (106) S79  
 38 (106) 40  
 M23 N<sub>sense</sub>가 (t1). DCB가 V<sub>cc</sub>가 가 MOS  
 M21 BLi BLSHF가 V<sub>cc</sub>가 MOS  
 LOAD가 V<sub>ss</sub>가 MOS M25, M27 latch1 V<sub>cc</sub>, / Q  
 가 2 Q가 V<sub>cc</sub>, 1 (t2). , 1 LT LT  
 , I/O Q, /Q 가 (106) LT 가  
 (106) 2 "H", "L" (t3).  
 2 Q "L" (=V<sub>ss</sub>)  
 2 Q "H" (=V<sub>cc</sub>)가  
 MOS M28 )가 (120) load가 V<sub>cc</sub>( V<sub>cc</sub>+V<sub>th</sub>, V<sub>th</sub> 가  
 MOS M28 N<sub>erase</sub> 2 Q V<sub>cc</sub> V<sub>ss</sub>가 V<sub>cc</sub> "H" [=V<sub>cc</sub>-V<sub>th</sub>( V<sub>cc</sub>) "L" (=V<sub>ss</sub>) 가  
 가 (106) 가  
 BLi 가 BLSHF, SBL "H"가 LT  
 V<sub>cc</sub> (t4). , V<sub>ss</sub>  
 V<sub>pgm</sub>(20V )  
 V<sub>m</sub>(10V ) 1  
 가 , DCB V<sub>cc</sub>

MOS M23  $N_{sense}$ 가 (t5). , SSL, GSL  
 $V_{read}(4.5V)$  ( )  $V_{ref}(0.5V)$  , (t6). ,  $V_{cc+}$   
 BLSHF  $V_{cc-}$  LOAD 1.8V MOS MOS  
 M21  $N_{sense}$  MOS M22  $2\mu A$   
 MOS M22  $1.5\mu A$  가  $V_{ref}$  가  
 0.9V MOS MOS M21 가  $N_{sense}$ 가  $V_{cc}$ 가 .  
 , MOS M25가  $N_{sense}$ 가 "H" (=  $V_{cc}$ )가 가 latch1가  $V_{cc}$ 가  
 $V_{ref}$  (t7). ,  $N_{sense}$ 가  $V_{cc}$  [ , M27 1  
 / Q  $V_{ss}$ , 2 Q  $V_{cc}$ 가 . , 2 Q  $V_{ss}$ 가  
 (106) , 2 Q  $V_{ss}$ 가  
 (106)  $N_{sense}$ 가 "L" (=  $V_{ss}$ )  
 , LT 2 Q  $V_{ss}$  . ,  
 $V_{ss}$  (106) 2 Q  $V_{cc}$  가 1 /Q가  
 (106)가 LT 1 가 .  
 (106) 2 Q 가  $V_{ss}$ 가  
 ch  $V_{cc}$  가 (t8).  
 (120)  $N_{erase}$  (106)  $V_{ss}$  ( ,  
 M30 ) , (106)  $V_{cc}$  (  $V_{cc}-V_{th}$  ; ,  
 M30 )가 . (106)  
 $N_{sense}$  ch NMOS M27 Q MOS M29,  
 M30 M27 M29가 LT 2 M30  
 , LT (106) 가 M30  
 LT (106)  $N_{sense}$ 가  $V_{ss}$  NMOS M27 L  $N_{sense}$   
 $V_{ref}$  (  $V_{ss}$  )  
 $N_{sense}$  ch  $V_{cc}$   
 (106) "H" (=  $V_{cc}$ )가 2 Q 가  
 (106) MOS M29, M30, M27 가  
 EEPROM 1 (106) (15)  
 Q2047 NAND 41 1 1 Q0 Q2047 1 Q0  
 "H"가  
 가 ( EEPROM 39 1 S77)  
 EEPROM 0V , 40 0V  
 ( )  
 가 . ,  
 42 38 2 1 NAND EEPROM  
 2 M40 NMOS M30 M28 PMOS  
 /Q LT 1 /Q NMOS  $N_{erase}$  38 1  
 /Q 38 가 .  
 , 38 LT 2 Q  $V_{cc}$ 가 , (120)

$N_{erase}$   $V_{cc}$ 가 NMOS M30  
 (120)  $N_{erase}$  1 LT 2  $V_{cc}$ 가 Q  $V_{cc}$ 가 PMOS ,  
 M40 가 /Q  $V_{cc}$ 가 2 가  
 43 42 2 2 .  
 (120) 가 가 .  
 2 Q  $V_{ss}$ 가 "0" 2 Q  
 $V_{cc}$  , 1 EEPROM 1 가  
 가 가 , (120) "0" 가 ,  
 가 가 .  
 (120) PMOS M40  $N_{erase}$  M42  
 NMOS M42가 LT 2 NMOS M42  
 $N_{erase}$  M44 Q  
 (120) 가 PMOS M40  
 가 . RESET "H" NMOS M44  
 LT 2 RESET "H" Q  $V_{ss}$ 가 ,  
 $N_{erase}$   $V_{cc}$  NMOS M42가 , NMOS M44  
 2 M44 Q가  $V_{cc}$  Q RESET "H" , NMOS  
 M42 M44 2 Q  $V_{ss}$ 가 . , NMOS  
 LT 가 가 가 1  
 가 . 가 가  
 44 42 2 3 PMOS  
 M40 NMOS 42 M26 M27 , 42 NMOS M29가 latch2가 가 1  
 (106) LT Q가  $V_{cc}$  , /Q가  $V_{ss}$ 가  
 load  $V_{cc}$ (  $V_{cc}+V_{th}$  ) (20)  $N_{erase}$  LT 1  
 /Q ( $V_{ss}$ ) M40 .  
 45 44 M40 NMOS .  
 39 .  
 , 39 가 ( S70) S73 46 가 S80 .  
 < 3 > .  
 2 (120)  
 가 .  
 12 (20) 1 .  
 47 .  
 S81 S/A LT  
 S82 S/A S/A  
 (20) .  
 S83 .  
 S84 S/A (20) 가 .  
 LT S84 가 .  
 S85 .  
 S86 1 S/A 가 가



;

;

2

가

;

;

)

, (n-1)

, n(n-2)

3

1 ;

1

가

NMOS

NMOS

NMOS

1 가

1

1

;

2

NMOS

4

3

NMOS

2

NMOS

가

2

2

5

3

2

가

6

3

가

가

1

1 NMOS

;

NMOS

2

가

2

가

2 NMOS

3 NMOS

가

7

6

가

8

6

9

3 , 가 , 가 2 1 NMOS , ;  
 1 , 가 1 PMOS

, 가 , 1 PMOS 2 PMOS 가 .

**10**

9 , 가 .

**11**

1 , ,  
 (a) , ,  
 (b) , ,  
 (c) , ,  
 (d) , ,  
 (e) , ,  
 (f) 1 가 , (c) , .

**12**

2 , n 가<sup>n</sup> .

**13**

2 , n , , .

**14**

가 , ;  
 ;

1 , , 1 가 , ,

**15**

14 , 1 ,

**16**

15 가 , , 가

**17**

14 가 , , 가 1  
 2 가 .



18

1

가

19

가

가

가

20

가

가

21

가

22

21

1

2

2

가

MOS  
2

MOS

MOS

가

2

MOS

MOS

가

MOS

23

22

2

MOS

MOS

NMOS

MOS

24

22

1

MOS

MOS

PMOS

MOS

25

24 , 가 MOS PMOS 2  
 MOS NMOS NMOS , , 2  
 MOS .

26

22 , ,  
 (a) ,  
 (b) ,  
 (c) ,  
 (d) ,  
 (e) 1 가 ,  
 (f) , .

27

22 , 가 .

28


22 , 1 2 , 2 가  
 ,  
 가 , 가 1 , 1 NMOS , ;  
 NMOS 2 , 가 2  
 , 가 2 NMOS , 가  
 , 가 3 NMOS , 가 .

29

28 , 가 ,  
 가


1

(공예 4.5)



2a

(공예 4.5)




2b

(중래 기준)

	초기	완료	프로그램
선택 WL	0	0	V <sub>pgm</sub> (=18)
비선택 (동래참) WL	0	V <sub>pass</sub> (=4.5)	V <sub>m</sub> (=10)
SSL	F	V <sub>pass</sub> (=4.5)	V <sub>cc</sub>
GSL	F	V <sub>pass</sub> (=4.5)	0
"0" BL	F	1.5	0
"1" BL	F	0.7	V <sub>cc</sub>
Bulk	Ver	0	0

3


(중래 기준)






5

(순서 기준)




6

(순서 기준)




7

(공예 43)



8


(공예 43)









11




12





13




14












18




19




20a





20b














24




25




26




27



28




29







31




32



33




34







35




36




37




38




39




40




41




42



43



44



45

