

US011355598B2

(54) FIELD MANAGED GROUP III-V FIELD (56) References Cited EFFECT DEVICE WITH EPITAXIAL BACK-SIDE FIELD PLATE U.S. PATENT DOCUMENTS

- (71) Applicant: Analog Devices, Inc., Norwood, MA (US)
- FOREIGN PATENT DOCUMENTS (72) Inventors : Puneet Srivastava , Wilmington , MA (US); James G. Fiorenza, Carlisle, MA (US); Daniel Piedra, Cambridge, MA (US)
- (73) Assignee: **Analog Devices, Inc.**, Norwood, MA (US)
- $(*)$ Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.
- (21) Appl. No.: 16/502,285
- (22) Filed: **Jul. 3, 2019**

(65) **Prior Publication Data**

US 2020/0013862 A1 Jan. 9, 2020

Related U.S. Application Data

- (60) Provisional application No. $62/694,717$, filed on Jul. 6, 2018.
-

- (52) U.S. Cl.
CPC H01L 29/407 (2013.01); H01L 29/2003 (2013.01) ; $H01L 29/7786 (2013.01)$
- (58) Field of Classification Search CPC HO1L 29/407; HO1L 29/2003; HO1L 29/7786

(Continued)

(12) United States Patent (10) Patent No.: US 11,355,598 B2
Srivastava et al. (45) Date of Patent: Jun. 7, 2022

(45) Date of Patent: Jun. 7, 2022

6,265,289 B1 6,617,060 B2 7/2001 Zheleva et al.
9/2003 Weeks, Jr. et al. (Continued)

OTHER PUBLICATIONS

" U.S. Appl. No. 15/975,917, Final Office Action dated Apr. 2, 2020", 17 pgs.

(Continued)

Primary Examiner - David Vu

CN CN

Assistant Examiner - Brandon C Fox

(74) Attorney, Agent, or Firm $-$ Schwegman Lundberg & Woessner, P.A.

(57) **ABSTRACT**
A semiconductor device having a back-side field plate includes a buffer layer that includes a first compound semiconductor material, where the buffer layer is epitaxial to a crystalline substrate . The semiconductor device also includes field plate layer that is disposed on a surface of the first channel layer disposed over the field plate layer, where the first channel layer includes the first compound semicon ductor material. The semiconductor device further includes a region comprising a two-dimensional electron gas, where the two-dimensional electron gas is formed at an interface between the first channel layer and a second channel layer. The semiconductor device additionally includes a back-side field plate that is formed by a region of the field plate layer and is electrically isolated from other regions of the field plate layer.

30 Claims, 16 Drawing Sheets

(58) Field of Classification Search USPC 257/330 See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

FOREIGN PATENT DOCUMENTS

OTHER PUBLICATIONS

"U.S. Appl. No. 15/975,917, Notice of Non-Compliant Amendment dated Dec. 16, 2019", 4 pgs.

"U.S. Appl. No. 15/975,917, Response filed Feb. 11, 2020 to Notice of Non-Compliant Amendment dated Dec. 16, 2019", 12 pgs. *** cited by examiner

"U.S. Appl. No. 15/975,917, Response filed Nov. 20, 2019 to Non Final Office Action dated Aug. 20, 2019", 12 pgs.

"International Application Serial No. PCT/US2019/040598, International Search Report dated Oct. 10, 2019", 4 pgs.

"International Application Serial No. PCT/US2019/040598, Written
Opinion dated Oct. 10, 2019", 4 pgs.

"U.S. Appl. No. 15/975,917, Examiner Interview Summary dated Aug. 6, 2020", 4 pgs.

" U.S. Appl. No. 15/975,917, Non Final Office Action dated Dec. 22, 2020", 11 pgs. " U.S. Appl. No. 15/975,917, Response filed Aug. 3, 2020 to Final Office Action dated Apr. 2, 2020", 12 pgs.

"Chinese Application Serial No. 201810456541.3, Office Action dated Dec. 1, 2020", w/o English Translation, 13 pgs.

"German Application Serial No. 102018111332.3, Office Action dated Oct. 27, 2020", w/o English Translation, 9 pgs.

" International Application Serial No. PCT/US2019/040598, International Preliminary Report on Patentability dated Jan. 21, 2021", 6 pgs.

" Taiwanese Application Serial No. 108123749, Office Action dated Sep. 22, 2020", w/o English Translation, 5 pgs.

"Taiwanese Application Serial No. 108123749, Response filed Nov. 30, 2020 to Office Action dated Sep. 22, 2020", $w/$ English claims, 40 pgs.

"German Application Serial No. 102018111332.3, Response filed Feb. 25, 2021 to Office Action dated Oct. 27, 2020", w/English

Fere. 25 , 2021 to Office Action dated Oct. 27 , 2020", w/English claims , 2021 to Office Action dated Dec. 1, 2020", w/English

claims, 16 pgs.

"U.S. Appl. No. 15/975,917, Response filed May 24, 2021 to Non

Final Office Action dated Dec. 22, 2020", 10 pgs.

U.S. Appl. No. 15/975,917, Srivastava, Puneet, et al.

"U.S. Appl. No. 15/975,917, Non-Final Office Action dated Aug. 20,

2019", 20 pgs.

"U.S. Appl. No. 15/975,917, Notice of Non-Compliant Amendment

dated May 6, 2019",

"U.S. Appl. No. $15/975,917$, Response filed Feb. 13, 2019 to Restriction Requirement dated Dec. 13, 2018", 8 pgs.

"U.S. Appl. No. $15/975,917$, Response filed Jul. 8, 2019 to Notice of Non-Compliant dated May 6, 2019", 8 pgs.

"U.S. Appl. No. 15/975,917, Restriction Requirement dated Dec. 13, 2018", 7 pgs.

"Taiwanese Application Serial No. 107116285, Office Action dated Feb. 14, 2019", w/ English Translation, 8 pgs.

U.S. Appl. No. 15/975,917, filed May 10, 2018, Gallium Nitride
Device for High Frequency and High Power Applications.
"U.S. Appl. No. 15/975,917, Final Office Action dated Jul. 21,
2021", 19 pgs.
"Chinese Application Seria

"Chinese Application Serial No. 201810456541.3, Response filed Aug. 25, 2021 to Office Action dated Jun. 24, 2021", w/ English

Claims, 15 pgs.

"Chinese Application Serial No. 201980045444.8, Voluntary Amendment filed Jun. 9, 2021", w/English claims, 18 pgs.

"U.S. Appl. No. 15/975,917, Response filed Nov. 17, 2021 to Final Office Action dated Jul. 21, 2021", 16 pgs.

"Chinese Application Serial No. 20181045641.3, Decision of Rejection dated Mar. 3, 2022", w/o English translation, 7 pgs.
"European Application Serial No. 19831547.5, Partial Supplemen-

tary European Search Report dated Mar. 10, 2022", 12 pgs.

 $FIG. 1$

FIG. 2A

FIG. 2B

FIG. 3

FIG. 4E

FIG. 8D

FIG . 10F

FIG . 11

FIG . 12F

FIG. 13

FIG . 15

30

10 EFFECT DEVICE WITH EPITAXIAL BACK-SIDE 10 FIGS. 4A, 49, 4C, 4D, and 4E illustrate cross sections of FIELD PLATE" and naming James Fiorenza et. al. as layers of a semiconductor device having a back-side field inventor, the disclosure of which is incorporated herein, in plate formed using an ion implantation process after forming
its entirety, by reference.

This invention was made with U.S. Government support fabrication of a semiconductor device, according to various under Agreement No. HR0011-18-3-0014, awarded by $_{20}$ embodiments. Defense Advanced Research Projects Agency. The U.S. FIGS 6A, 6B, 6C, 6D, and 6E illustrate cross sections of Government has certain rights in the invention. Inverse of a semiconductor device having a back-side field

This document pertains generally, but not by way of FIG. 7 illustrates a flowchart of an example of a trench limitation, to semiconductor devices, and more particularly, and regrowth process for forming a p-type back-side limitation, to semiconductor devices, and more particularly, and regrowth process for forming a p-type back-side field to techniques for constructing gallium nitride devices with plate during the fabrication of a semicondu

Electronic devices that are constructed from gallium
intride-based compound semiconductors can operate at FIG. 9 illustrates a flowchart of an example of a trench
higher frequencies and with higher power levels than simila intride-based devices are derived, at least in part, from the
higher critical breakdown field of gallium nitride as control of gallium nitride and the proper critical breakdown field of gallium nitride as control breakdown pared to silicon (e.g., gallium nitride has a critical break-
down field of 2 M//om while Si has a critical breakdown 40 n-type back-side field plate formed using a trench and down field of 3 MV/cm, while Si has a critical breakdown 40 n-type back-side field plate formed using a trench field of 0.3 MV/cm). The performance of these gallium recess, according to various embologies and FIG. 11 illustrates a flowchart of an example of a process
nitride-based devices may be improved by shaping the
electric fields generated within these devices, such as by
using source field plates to minimize electric fiel such as to enable these devices to be safely driven by inglier
voltages. U.S. Pat. No. 9,112,009 B2 (hereinafter, the '009
patent) to Charles et. al., for example, describes a III-nitride
device with a back-gate and field plate deposited in a trench etched in the back of a silicon
substrate from which the III-nitride device is grown. The
during the formation of a semiconductor device, according
device described in the '009 patent, however, material, which can limit the performance improvements
derived from the field plate.
BRIEF DESCRIPTION OF THE DRAWINGS
BRIEF DESCRIPTION OF THE DRAWINGS patent) to Charles et. al., for example, describes a III-nitride device with a back-gate and field plate for improving

conductor device that may be fabricated using the tech- 65 plate formed using an aluminium based process and a
niques described in the present disclosure, according to two-dimensional electron gas, according to various emb various embodiments.

FIELD MANAGED GROUP III-V FIELD FIG. 2B illustrates a perspective view of an example of a
EFFECT DEVICE WITH EPITAXIAL semiconductor device that may be fabricated using the ECT DEVICE WITH EPITAXIAL semiconductor device that may be fabricated using the **BACK-SIDE FIELD PLATE** techniques described in the present disclosure, according to techniques described in the present disclosure, according to various embodiments.

PRIORITY **FIG.** 3 illustrates a flowchart of an example of an ion implantation process for forming a back - side field plate after This patent application claims priority from provisional forming a two-dimensional electron gas during the fabrica-
U.S. patent application No. 62/694,717, filed Jul. 6, 2018, tion of a semiconductor device, according to v U.S. patent application No. 62/694,717, filed Jul. 6, 2018, tion of a semiconductor device, according to various entitled, "FIELD MANAGED GROUP III-V FIELD embodiments.

₁₅ embodiments.

EXATEMENT REGARDING FEDERALLY FIG. **5** illustrates a flowchart of an example of an ion SPONSORED RESEARCH inplantation process for forming a back-side field plate SPONSORED RESEARCH implantation process for forming a back-side field plate
before forming a two-dimensional electron gas during the
This invention was made with U.S. Government support fabrication of a semiconductor devic

layers of a semiconductor device having a back-side field plate formed using an ion implantation process before FIELD OF THE DISCLOSURE forming a two-dimensional electron gas, according to vari-
25 ous embodiments.

back-side field plates.
BACKGROUND 30 FIGS. 8A, 8B, 8C, 8D, and 8E illustrate cross sections of
BACKGROUND 120 are set of a semiconductor device having a p-type back-side layers of a semiconductor device having a p-type back-side field plate formed using a trench and regrowth process,

FIG. 9 illustrates a flowchart of an example of a trench

material during the fabrication of a semiconductor device,

FIG. 13 illustrates a flowchart of an example of a local

⁶⁰ using a two-dimensional electron gas during the fabrication
FIG. 1 illustrates a flowchart of an example of a process of a semiconductor device, according to various embodi-FIG. 1 illustrates a flowchart of an example of a process of a semiconductor device, according to various embodi-
used to fabricate a semiconductor device, according to ments.

various embodiments.
FIGS . 16A , 16B, 16C, and 16D illustrate cross sections of layers of a semi-
layers of a semiconductor device having a back-side field FIG. 2A illustrates a cross section of layers of a semi-
layers of a semiconductor device having a back-side field two-dimensional electron gas, according to various embodiments.

views. Like numerals having different letter suffixes may As used herein, the term epitaxy refers to the formation represent different instances of similar components. The (e.g., deposition or growth) of a crystalline laye drawings illustrate generally, by way of example, but not by 5 the surface of crystalline substrate, whereby the formed
way of limitation, various embodiments discussed in the layer takes on the crystal structure and latti

transistor, formed from a compound semiconductor, such as appreciated that other forms of epitaxy may be used with the a gallium nitride (GaN) compound, and having a back-side techniques described herein. field plate that may be epitaxial to the compound semicon-15 FIG. 1 illustrates a flowchart of an example of a process ductor. The back-side field plate can help deplete channel 100 for fabricating a semiconductor device, device, such as to enable operation of the device at higher receiving a substrate having a substantially crystalline struc-
voltages than other GaN or semiconductor devices, such as ture. Such substrate may be received fro to enable the construction of faster or higher power elec- 20 tronic circuits.

Illustrative embodiments include a semiconductor device may be a frequency greater than 5 gigahertz (GHz). A semiconductor devices. In some embodiments, the substrate back-side field plate may be epitaxially formed, such as by may include one or more layers of epitaxially grown growing and patterning, on a compound semiconductor rial, such as a sacrificial layer for separating one or more during the formation of the semiconductor device, so as to 30 layers of a semiconductor device from another layer, or a cause the back-side field plate to take on the crystalline nucleation or transition layer to help the cause the back-side field plate to take on the crystalline nucleation or transition layer to help the epitaxial growth or transition layer to help the epitaxial growth or transition or transition diverse of semiconductor m field plate can be used to shape electric fields within the At 105, a buffer layer of a first compound semiconductor semiconductor device, such as to minimize electric field material (buffer layer), such as GaN, may be epi

table. Such chemical compounds may include a pairing of 40 as surface roughness, step height, and terrace width; see,
elements from group 13 (i.e., the group comprising boron e.g., L. Liu et al., "Substrates for gallium ni (Sb), and bismuth (Bi)). Group 13 of the periodic table may 45 also be referred to as Group III and group 15 as Group V. also be referred to as Group III and group 15 as Group V. having extremely high purity or consistency. The buffer Without limitation, a semiconductor device may be fabri-
Without limitation, a semiconductor device may be f cated from gallium nitride (GaN) and aluminum indium
gallium intride (AlInGaN). Additionally, a semiconductor vapor deposition (CVD), such as to have a depth of approxi-
device may be fabricated using aluminum nitride (AlN AlN)/GaN, GaN/aluminum nitride GaN (AlGaN), or other layer, as described herein. In such embodiments, the buffer combinations of group 13 and group 15 elements. These layer may be approximately 500-600 nm thick.
hetero-str (2DEG) at the interface of the compound semiconductors 55 layer. Such field plate layer may include approximately 100 that form heterostructure, such as the interface of GaN and mm of compound semiconductor material that i AlGaN. The 2DEG may form a conductive channel of grown over the buffer layer. Such field plate layer may electrons that may be controllably depleted, such as by an include a portion or region (e.g., a volume as determined channel, to control a current through the semiconductor ω region. Such field plate layer may include a conductive device. In an example, the semiconductor device may be a p-type layer, such as a formed by depositing a field effect transistor, such as a high electron mobility such as by using an ion implantation or a CVD technique, transistor (HMT), having source and drain terminals electron into the crystalline structure of the compound terminal disposed above the channel. A voltage on the gate 65 terminal, determined relative to a voltage on the drain terminal, determined relative to a voltage on the drain device having a GaN buffer layer in a chamber with an terminal, may induce an electric field into the channel to ambient nitrogen (N_2) gas at a thermal annealing t

In the drawings, which are not necessarily drawn to scale, control the concentration of free electrons in the 2DEG, such like numerals may describe similar components in different as to control a flow of current through th

way of limitation, various embodiments discussed in the layer takes on the crystal structure and lattice properties of the substrate. Epitaxy may be used in semiconductor device present document to the substrate the substrategies of substrategies . The substrate the substrategies of solid
the substrategies of solid phase, or solid phase, or solid be performed in the vapor phase, liquid phase, or solid phase. In some embodiments, molecular beam epitaxy The present disclosure describes, among other things, a

¹⁰ phase. In some embodiments, molecular beam epitaxy

semiconductor device, such as a high electron mobility

from elements in groups 13 and 15, although it shoul

FIG. 1 illustrates a flowchart of an example of a process layers of a semiconductor device from another layer, or a ture. Such substrate may be received from a prior fabrication process or it may be produced according to one or more substrate growth and processing techniques. Such substrate may be a wafer, such as a wafer of sapphire $(\alpha$ -Al₂O₃), Illustrative embodiments include a semiconductor device
that may be a water, such as a water of sapphire $(\alpha$ -Al₂O₃),
that may be used at high power densities and at high gallium nitride (GaN), gallium arsenide (GaAs)

semiconductor device, such as to minimize electric held
preaks which can cause charge trapping, device breakdown, 35 grown on the substrate, such as to form a heteroepitaxial
and other reliability and performance issues.
A

material in the buffer layer. In an example, a p-type field plate layer may be formed by annealing a semiconductor ambient nitrogen (N_2) gas at a thermal annealing temperadopant into the crystalline structure of the compound semi-
conductor anterials (e.g., a heterojunction). The semiconductor device
conductor material in the buffer layer, and forming a field 5 200 may include a crystalline plate barrier layer over the doped buffer layer. In an 220 (e.g., a first layer of a first compound semiconductor example, a n-type field plate layer may be formed by material), a field plate layer 215, first channel layer annealing a semiconductor device having a GaN buffer layer a second layer of the first semiconductor material), a region
in a chamber with an ambient Silane (SiH₄) gas at a thermal forming a 2DEG 240, and a second chann followed by the deposition of an AlN field plate barrier layer. rial). The semiconductor device 200 may also include an Such doped field plate layers may have a crystalline struc-
epitaxial back-side field plate 230, and o Such doped field plate layers may have a crystalline struc-
ture that is substantially similar to, or formed from based on, layers 270. The one or more device layers 270 may include

In some embodiments, the source 250 may include a from an annealing chamber and performing one or more source contact (not shown) disposed between the source and from an annealing chamber and performing one or more source contact (not shown) disposed between the source and semiconductor fabrication steps, such as an etch, a planar-
the gate 255. The source 250 may also include a ba

At 115, a first channel layer (GaN channel layer) of the 20 compound semiconductor material used to form the buffer compound semiconductor material used to form the buffer plate contact may require that the back-side field plate 230 layer may be formed on the field plate layer. The first extend laterally beyond the gate 255 to be aligne layer may be formed on the field plate layer. The first extend laterally beyond the gate 255 to be aligned with, or channel layer may be formed in the same manner as the under, the source 250, such as to enable the back-si buffer layer, such by epitaxial growth, or using another plate contact to physically and electrically couple the back-
thin-film formation technique. In some embodiments, the 25 side field plate to the source. first channel layer may be formed by continuing the GaN FIG. 2B illustrates a perspective view of an example of a growth process in the annealing chamber. In other embodi-

semiconductor device that may be fabricated using growth process in the annealing chamber. In other embodi-
ments, such GaN layer may be formed by returning the
techniques described in the present disclosure, according to ments, such GaN layer may be formed by returning the techniques described in the present disclosure, according to partially complete semiconductor device to an annealing various embodiments. The semiconductor device of FIG partially complete semiconductor device to an annealing various embodiments. The semiconductor device of FIG. 2B chamber and initiating a GaN regrow process. Such GaN 30 includes device layers 290, which may correspond to growth or regrowth process may be continued until a GaN 205, 210, 215, 220, and 225 of the semiconductor device
aver of approximately 100 nm is grown.
200. The semiconductor device of FIG. 2B further includes

at 120 growing a second channel layer (e.g., an AlGaN Channel 270, as shown in FIG. 2A. Specific device elements shown layer) of a second compound semiconductor material, such 35 in FIG. 2B include an epitaxial back-side f layer) of a second compound semiconductor material, such 35 as AlGaN, on the surface of the first channel layer, such as as AlGaN, on the surface of the first channel layer, such as source 270 , source contacts 272 , a drain 275 , drain contacts to form a heterojunction. The second channel layer may be 277 , a gate 280 , and backside f formed in the same manner as the first channel layer, such
by epitaxial growth or using another thin-film formation
to a source contacts 272 and back-side field plate contacts 282.
technique. The first compound semiconduct the second compound semiconductor material may be back-side field plate contacts to be formed along a back selected to have different bandgaps, such as to form a dimension of the gate, while the source contacts are formed heterojunction at the interface between the surface of the along a lateral dimension of the gate. Such configuration first compound semiconductor material and the surface of may improve the efficiency of a semiconductor de

ing the field plate layer formed at step 110. Such back-side pletely under the gate 280.

field plate may be formed after step 110 or 120 using one or 50 FIG. 3 illustrates a flowchart of an example of an ion

more of the 5, 7, 9, 11, or 13. In some embodiments, the back-side field after forming a 2DEG during the fabrication of a semicon-
plate may be epitaxial to the buffer layer. ductor device, while FIGS. 4A-4E illustrate cross sections

more device components and electrically coupling the one or 55 more device elements to the heterojunction. In an example, more device elements to the heterojunction. In an example, **100** with steps 110 and 125 expanded to include specific a source, drain, and a gate of a HEM may formed and steps for forming a field plate layer and a back-side a source, drain, and a gate of a HEM may formed and steps for forming a field plate layer and a back-side field
coupled electrically coupled to the heterojunction. Back-side plate, respectively. The process 300 may begin w coupled electrically coupled to the heterojunction. Back-side plate, respectively. The process 300 may begin with a
field plate contacts may also be formed in the semiconductor partially formed semiconductor device, such a field plate contacts may also be formed in the semiconductor partially formed semiconductor device, such as a semiconduction device to physically and electrically couple the back-side 60 ductor device formed according to s

FIG. 2A illustrates a cross section of layers of a semi-
conductor device 200 that may be fabricated in accordance
with any of the processes described in the present disclosure,
such as the process also servived in the pre

a barrier layer of a second compound semiconductor mateture that varies between 1000-1100 degrees Celsius (C). two semiconducting materials having different band gaps
Such field plate layer may alternatively include a conductive (e.g., a hetero-structure), such as to form a ch the crystalline structure of the buffer layer. one or more device elements, such as a drain 245, a source
In some embodiments, forming the field plate layer may 15 250, a gate 255, a source field plate 260.

ization, or an ion implantation step.
At 115. a first channel layer (GaN channel layer) of the 20 the source contact. Such disposition of the back-side field

layer of approximately 100 nm is grown.

200. The semiconductor device of FIG. 2B further includes

200. The semiconductor device of FIG. 2B further includes

200. The semiconductor device of FIG. 2B further includes

200.

tion may enable a two-dimensional electron gas (2DEG) to 265 under the source 270. Such configuration may also
form at the heterojunction.
At 125, a back-side field plate may be formed by pattern-
anabling the back-side fi

ate may be epitaxial to the buffer layer. ductor device, while FIGS. 4A-4E illustrate cross sections of The process 100 may be completed by forming one or layer of the semiconductor device at each step in the process I ayer of the semiconductor device at each step in the process 300. The process 300 may be an embodiment of the process field plate to ground.
FIG. 2A illustrates a cross section of layers of a semi-
pitaxial buffer layer 220, as shown in FIG. 4A.

may include field-effect transistor ("FET") including at least herein. At 310, a field plate barrier layer 405 may be

deposited on the conductive layer of the n-type material 410. process 100 with steps 110 and 125 expanded to include Such field plate barrier layer may include a quantity of specific steps for forming a field plate layer, Such field plate barrier layer may include a quantity of specific steps for forming a field plate layer, such as the field material having a thickness of less than 5 nm and selected to plate layer 215, and a back-side fiel material having a thickness of less than 5 nm and selected to plate layer 215, and a back-side field plate, such as the inhibit a flow of electrical current between the conductive back-side field plate 230, respectively. T layer of the n-type material 410 and a subsequently deposed 5 begin with a partially formed semiconductor device, such as conductive or semi-conductive layer. The field plate barrier a semiconductor device formed according layer material may include a p-type material, such as p-type process 100 and having a crystalline substrate layer 2
GaN, or an insulator such as AlN.
And epitaxial buffer layer 220, as shown in FIG. 6A.

At 315, the semiconductor device can be fabricated at At 505, a conductive layer of n-type material 610 may be least through the formation of the 2DEG. Such fabrication 10 formed on the buffer layer 220. Such conductive la least through the formation of the 2DEG. Such fabrication 10 formed on the buffer layer 220. Such conductive layer may may include epitaxially forming the first channel layer 210 be formed by depositing an n-type dopant ma may include epitaxially forming the first channel layer 210 be formed by depositing an n-type dopant material using an and forming the 2DEG by epitaxially forming the second annealing process, as described herein. channel layer barrier layer 205 as shown in FIG. 4B. In some At 510, a field plate barrier layer 605 may be deposited on embodiments, such fabrication may include fabricating one the conductive layer of the n-type material

define a geometry and a location of a back-side field plate of n-type conductive layer 410, such as to form a backside field a channel layer 205 may include steps or device layout includes a field plate that is patterned from a field plate mask terminals of the semiconductor device.

At 320, a field plate mask 415 may be formed, such as to

define a geometry and a location of a back-side field plate of

the semiconductor device. In some embodiments, such field

d plate mask 415 may be formed on the second channel layer 20 the semiconductor device. In some embodiments, such field 205, as shown in FIG. 4C, using a mask material selected to plate mask 615 may be formed on the field pl block or impede ions injected to deactivate regions of the 605, as shown in FIG. 6B, using a mask material selected to n-type conductive layer 410, such as to form a backside field block or impede ions injected to deactivate regions of the plate of the semiconductor device. Subsequent fabrication n-type conductive layer 610, such as to for steps of a semiconductor device having a field plate that is 25 patterned from a field plate mask formed on the second patterned from a field plate mask formed on the second quent fabrication steps of the semiconductor device that channel layer 205 may include steps or device layout includes a field plate that is patterned from a field pla considerations to ensure that one or more device elements, formed on the field plate barrier layer 605 may include one such as a gate or a drain, are aligned with the position and or more steps or device layout considerati geometry of the back-side field plate. In some embodiments, 30 the field plate mask 415 may be formed on, or may consists the field plate mask 415 may be formed on, or may consists aligned with the position and geometry of the back-side field of, one or more device elements of the semiconductor device plate. **200**. In these embodiments, a back-side field plate generated Δt 520, a hack-side field plate can be isolated from the in subsequent semiconductor device fabrication steps may Δt n-type conductive layer 610, such a

n-type conductive layer 410, such as by using ion implan-
the resulting damaged regions 615 and 625 may have
tation to inject a deactivating material, such as nitrogen, into
increased electrical resistance as compared to t the n-type conductive layer to damage regions that are 40 the field plate layer under the field plate mask, such as to exposed by the field plate mask 415, as shown in FIG. 4D. form an electrically isolated back-side field The resulting damaged regions 425 and 425 may have shown in FIG. 6D.

increased electrical resistance as compared to the region of At 525, the semiconductor device can be fabricated at

the field plate layer under the fiel form an electrically isolated back-side field plate 430 as 45 may include epitaxially growing the second layer of the first shown in FIG. 4E. Consideration may be taken to ensure that semiconductor material 210 and forming the injected ions have enough energy to damage the field epitaxially growing a barrier layer of a second compound plate layer 410 while limiting damage to other layers of the semiconductor material 205 as shown in FIG. 6E. to retain electronic transport properties or to reduce defects 50 implantation process while limiting the likelihood of causwhich may cause charge trapping and drain/body leakage. In ing damage to other layers of the semic some embodiments, such damage and defects may be at least
partially healed by annealing the semiconductor device after
the semiconductor device after
the semiconductor device after
the semestic be used, such as to enable t the ion implantation process. In certain embodiments, the thicker back-side field plates, or back-side field plates that process 300 may be completed by forming one or more 55 are formed at greater distances from the 2DEG device components (e.g., a source electrode, a gate elec-
trode, and drain electrode) and electrically coupling the one
or more device components to the 2DEG or the heterojunc-
pleted by forming one or more device componen or more device components to the 2DEG or the heterojunc-
tion forming the 2DEG, as described herein.
source electrode, a gate electrode, and drain electrode) and

implantation process 500 used to form a back-side field plate the 2DEG or the heterojunction forming the 2DEG.
before forming a two-dimensional electron gas during the In certain embodiments, the process 500 may be com-
fa fabrication of a semiconductor device, while FIGS. 6A-6E bined with the process 200, such as to fabricate a semicon-
illustrate cross sections of layers of the semiconductor ductor device having two or more layers of backs device at each step in the process 500 . The semiconductor 65 device may be a HEMT device, such as the semiconductor device may be a HEMT device, such as the semiconductor formed according to the process 500 at first depth in the field device 200. The process 500 may be an embodiment of the plate layer 610. A second back-side field plate

a semiconductor device formed according to step 105 of the process 100 and having a crystalline substrate layer 225 and

define a geometry and a location of a back-side field plate of the semiconductor device. In some embodiments, such field n-type conductive layer 610, such as to form, or pattern, a backside field plate of the semiconductor device. Subseor more steps or device layout considerations to ensure that one or more device elements, such as a gate or a drain, are

be self-aligned to the one or more device elements, thus 35 tation of a deactivating material 620, such as nitrogen ions, obviating the need for further alignment considerations. Into the n-type conductive layer to damage increased electrical resistance as compared to the region of the field plate layer under the field plate mask, such as to

> least through the formation of the 2DEG. Such fabrication may include epitaxially growing the second layer of the first process 500 may form a back-side field plate using an ion implantation process while limiting the likelihood of caus-

on forming the 2DEG, as described herein. source electrode, a gate electrode, and drain electrode) and FIG. 5 illustrates a flowchart of an example of an ion 60 electrically coupling the one or more device components to

ductor device having two or more layers of backside field plates. In an example, a first back-side field plate may be plate layer 610. A second back-side field plate may then be

using the process 300. Careful selection of each backside having a crystalline substrate layer 225, an epitaxial buffer
field plate depth may enable the two or more back-side field layer 220, and a field plate layer 215. I

FIG. 7 illustrates a flowchart of an example of a trench semiconductor device may be a HERMIT device, such as the nela plate depth may enable the two or more back-side field
plate layer 220, and a field plate layer 215. In some embodiments,
plates to at least partially overlap while remaining electri-
FIG. 7 illustrates a flowchart of

At 705, the semiconductor device may be fabricated field plate layer 215. Such conductive layer of the n-type through the formation of a field plate layer 215 (e.g., an unaterial may be grown epitaxially to the field plat epitaxial field plate layer), as shown in FIG. 8A. Such 215, such as by growing a compound semiconductor, such fabricating may include steps that are substantially similar to as GaN, in the trench 1005 and over the field p steps 105 and 110 of the process 100, such as to form a 20 followed by depositing an n-type dopant, such as a SiH₄ gas, partially developed semiconductor device having a crystal-
line substrate layer 225, an epitaxial b field plate layer 215. In some embodiments, the field plate layer of an n-type material 1010 as it is epitaxially formed layer 215 (e.g., an insulator layer) may be a part of the buffer in the trench 1005 and over the top

ayer 215 (e.g., an insulator layer) may be a part of the buffer
layer 220, such as a 100 nm thick region of the buffer layer. 25 layer 215.
At 710, a trench 805 may be etched in the field plate layer at the set of a protec process, as shown in FIG. 813. The trench 805 may be etched
to a depth of approximately 100 nm or to another predeter-
mined depth corresponding to desired height of the back-
side field pate or a desired distance to locat

formed in the trench 805 and over the top surface of the field field plate layer 215, such as to form an isolated n-type plate layer 215. Such conductive layer of p-type material plate 1020 in the trench 1005, as shown in may be grown epitaxially to the field plate layer 215, such At 930, a field plate barrier layer 1025 may be formed
as by growing a compound semiconductor, such as GaN, in over the field plate layer 215 and over the n-type as by growing a compound semiconductor, such as GaN, in over the field plate layer 215 and over the n-type field plate
the trench 805 and over the field plate layer 215, followed 40 1020, and fabrication of the semiconduc by depositing a p-type dopant, such as a magnesium (Mg) , continued at least through the formation using an annealing process. FIG. **8C** shows the partially described herein and shown in FIG. **10F**. using an annealing process. FIG. 8C shows the partially
complete semiconductor device with having the conductive
layer of p-type material 810 as it is epitaxially formed in the
trench 805 and over the top surface of the fi

FIG. 9 illustrates a flowchart of an example of a trench device, such as a semiconductor device formed according to and regrowth process 900 used to form an n-type back-side 55 step 105 of the process 100 and having a crys field plate during the fabrication of a semiconductor device,
the semiconductor device at each step in the process 900. At 1105, a conductive layer of a p-type material 1205 may
the semiconductor device at each step in the include specific steps for forming a back-side field plate, specifically configured to exclude hydrogen, as shown in such as the back-side field plate 230 (FIG. 2). 12A.

At 905, the semiconductor device may be developed At 1110, the semiconductor device can be fabricated at rough the formation of a field plate layer 215, as shown in 65 least through the formation of the 2DEG, as described through the formation of a field plate layer 215, as shown in 65 FIG. 10A. Such processing may include steps that are FIG. 10A. Such processing may include steps that are herein. FIG. 12B shows the partially completed semiconsubstantially similar to steps 105 and 110 of the process 100, ductor device having a 2DEG formed at the interface

layer 220, and a field plate layer 215. In some embodiments, formed at a second, shallower depth, in the field plate layer such as to form a partially developed semiconductor device
using the process 300. Careful selection of each backside having a crystalline substrate layer 225, a

such as the back-side field plate 230 (FIG. 2) .
At 705 the back-side field plate and the trench 1005 and over the top surface of the n-type
At 705 the semiconductor device may be fabricated field plate layer 215. Such c

device element of a semiconductor
device the new the semiconduction
At 925, the n-type material 1010 may be removed, such
a semiconductive layer of n-type material may be as as by using an etching process, from the top sur At 715, a conductive layer of p-type material may be 35^{18} by using an etching process, from the top surface of the top surface of the field plate layer 215, such as to form an isolated n-type field

At 720, the p-type material 810 may be removed, such as the semiconductor device at each step in the process 1100.
by using a GaN dry etch process, from the top surface of the The semiconductor device may be a HEMT device, field plate layer 215, such as to form an isolated p-type field the semiconductor device 200. The process 1100 may be an plate 815 in the trench 805, as shown in FIG. 8D. $\frac{50}{100}$ embodiment of the process 100 with ste ate 815 in the trench 805, as shown in FIG. 8D. So embodiment of the process 100 with steps 110 and 125 At 725, the fabrication of the semiconductor device can be expanded to include specific steps for forming a field plat continued at least through the formation of the 2DEG, as layer and a back-side field plate, respectively. The process
described herein and shown in FIG. 8E. 1100 may begin with a partially formed semiconductor
FIG. 9 illus material during the fabrication of a semiconductor device, layer and a back-side field plate, respectively. The process

such as the back-side field plate 230 (FIG. 2).
At 905, the semiconductor device may be developed At 1110, the semiconductor device can be fabricated at

ductor device having a 2DEG formed at the interface of an

epitaxial buffer layer of a second component semiconductor, as described herein.

p-type material, such as to define a geometry and a location p-type material, such as to define a geometry and a location
of a back-side field plate of the semiconductor device, as
shown in FIG. 12D. Such mask may include a material
selected to absorb wavelengths of light that may o include material selected to absorbed light having an energy 20 process is discussed with reference the use of n-type mate-
that is less than the bandgap of the GaN (e.g., 3.3 electron rials, a substantially similar proces volts). Such masks may generally include refractory metals using p-type materials. The process 1300 may begin with a such as tungsten, tantalum, and rhenium.
partially formed semiconductor device, such as a semicon-

1215 may be selectively activated by heating the semicon- 25 100 and having a crystalline substrate layer 225 and an ductor device from the top of the device in the presence of epitaxial buffer layer 220, as shown in FIG. an activating material 1220, such as N2 or magnesium, as At 1305, a field plate barrier layer may be formed on the shown in FIG. 12E. Such heating may include emitting buffer layer, as described herein. At 1310, an n-type shown in FIG. 12E. Such heating may include emitting
radiant energy using a light source that is selected to emit may be selectively implanted into a field plate region of the
light having an energy that is lower than the

selected light source to pass through regions of the semi-
conducted n-type material on the semiconductor device and
conductor device that are exposed by the mask 1215 without 35 implanting an activating material into the heating these exposed regions. Such heating may also cause material using an ion implantation process. At 1320, fabri-
the radiant energy emitted by the selected light source to be cation of the semiconductor device may th the radiant energy emitted by the selected light source to be cation of the semiconductor device may then be continued at absorbed by the mask 1215, such as to cause local heating least through the formation of the 2DEG. in regions of the semiconductor device located under the In some embodiments, the semiconductor device may be mask, such as to enable the activating material to diffuse into 40 fabricated through the formation of the 2DEG mask, such as to enable the activating material to diffuse into 40 fabricated through the formation of the 2DEG prior to step
the heated p-type material. The p-type material that is **1310**, as shown in FIG. **14**A. In these

mask 1215 may be formed over the conductive layer of 45 layer 215 may include a region 1415 of the buffer layer 220 p-type material 1205, such as to expose a region of the and a field plate barrier layer 1410. The semicond p-type material that defines a geometry and a location of a device may further include a field plate mask 1405. As back-side field plate of the semiconductor device. In these shown in FIG. 4A the n-type dopant 1420 may be embodiments, the back-side field plate can be formed by through the field plate layer 215, the first channel layer 210, annealing the semiconductor device using the selected light 50 and the second channel layer 205. Such source in the presence of a deactivating material, such as to form a field plate region 430A which may be activated in deactivate regions of the p-type material under the mask accordance with step 1315, as shown in FIG. 14 deactivate regions of the p-type material under the mask accordance with step 1315, as shown in FIG. 14B. Such 1215 while leaving the region exposed by the bask activated. implanting, however, may cause damage to one or mo

sion of a deactivating material. Such mask may be formed annealing temperature, however should be selected to avoid over a region of the p-type material 1205, such as to define deactivating the field plate region 430. over a region of the p-type material 1205, such as to define deactivating the field plate region 430.
a geometry and a location of a back-side field plate of the In some embodiments, the semiconductor device may be semiconductor device, as shown in FIG. 12D. In these fabricated through the formation of the field plate barrier embodiments, the back-side field plate may be formed by 60 layer 1410, prior to step 1310, as shown in FIG. 1 embodiments, the back-side field plate may be formed by 60 layer 1410, prior to step 1310, as shown in FIG. 14C. In annealing the semiconductor device in the presence of a these embodiments, the n-type dopant 1420 may be deactivating material using a light source selected to emit implanted and activated prior to the formation of subsequent radiant energy that is absorbed by the semiconductor mate-
rials used to fabricate the semiconductor rials used to fabricate the semiconductor device, such as to plate region 430B, as shown in FIGS. 14C and 14D. After cause the deactivating material to diffuse into, and deacti- ϵ activating the field plate region, fabr cause the deactivating material to diffuse into, and deacti- 65 activating the field plate region, fabrication of the semiconvate, regions of the p-type material that are exposed by the ductor device may continue in accord varies of the p - type mask 1215. That are exposed by the ductor device mask 1215. mask 1215 may include a material selected to inhibit diffu- 55 over a region of the p-type material 1205, such as to define

epitaxial layer of a first compound semiconductor and an In some embodiments, step 1115 may be omitted, and the epitaxial buffer layer of a second component semiconductor. mask 1215 may include a material selected to inhib passage of ions having an energy level below a threshold energy level. Such mask may be formed over a region of the At 1115, the p-type material 1205 may be deactivated, energy level. Such mask may be formed over a region of the chase by annealing the semiconductor device in the $\frac{5}{2}$ p-type material 1205, such as to define a geome such as by annealing the semiconductor device in the $\frac{5}{2}$ p-type material 1205, such as to define a geometry and a presence of a deactivating material 1210, such as ammonia location of a back-side field plate of the presence of a deactivating material 1210, such as ammonia location of a back-side field plate of the semiconductor (NH) or hydrogen as shown in FIG 120. In some embodi- $(NH₄)$ or hydrogen, as shown in FIG. 12C. In some embodi-
ments this deactivation may be performed after forming the back-side field plate may be formed by implanting ions of a ments, this deactivation may be performed after forming the back-side field plate may be formed by implanting ions of a
conductive layer of a type material and bafare forming the deactivating material into regions of the p conductive layer of p-type material and before fabricating deactivating material into regions of the p-type material subsequent layers of the semiconductor device. At 1120, a mask 1215 may be formed over a region of the material to deactivate the exposed regions while leaving the masked region of the p-type material activated.

ch as tungsten, tantalum, and rhenium. partially formed semiconductor device, such as a semicon-
At 1125, the p-type material 1205 located under the mask ductor device formed according to step 105 of the process

Such heating may cause the radiant energy emitted by the tively activated, such as by patterning a mask exposing the selected light source to pass through regions of the semi-
deactivated n-type material on the semiconduct

back-side field plate 1225 as shown in FIG. 12F. 225, a buffer layer 220, a field plate layer 215, a first channel
In some embodiments, step 1115 may be omitted, and the layer 210 and a second channel layer 205. The field and a field plate barrier layer 1410. The semiconductor device may further include a field plate mask 1405. As 15 while leaving the region exposed by the bask activated. implanting, however, may cause damage to one or more In some embodiments, step 1115 may be omitted, and the layers of the semiconductor device. Such damage may be layers of the semiconductor device. Such damage may be repaired by annealing the semiconductor device. The

2DEG. This regrowth technique may obviate the need for a the advantages of the invention without departing from the carefully controlled annealing process to repair damage that true scope of the invention.

10 fabricated through the formation of the first compound permutations or combinations with one or more of the other semiconductor laver 210, prior to step 1310, as shown in examples. FIG. 14E. In these embodiments, the n-type dopant 1420 The above detailed description includes references to the may be implanted and activated prior to the formation of accompanying drawings, which form a part of the deta may be implanted and activated prior to the formation of accompanying drawings, which form a part of the detailed subsequent semiconductor device layers, such as form a 10 description. The drawings show, by way of illus conductive field plate region 430C, as shown in FIGS. 14E specific embodiments in which the invention may be prac-
and 14F. After activating the field plate region, fabrication of ticed. These embodiments are also referred to continue fabrication of the device at least through the inventors also contemplate examples in which only those formation of the 2DEG. This regrowth technique may obvi-
elements shown or described are provided. Moreover formation of the 2DEG. This regrowth technique may obvi-
ate the need for a carefully controlled annealing process to
present inventors also contemplate examples using any repair damage that might otherwise be caused by the implan-
 $\frac{1}{20}$ described (or one or more aspects thereof), either with

specific steps for forming a field plate layer and a back-side 30 aluminium based process 1500 for forming a back-side field thereof), or with respect to other examples (or one or more plate using a two-dimensional electron gas during the fab-
aspects thereof) shown or described herein. plate using a two - dimensional electron gas during the fabe- aspects in the event of inconsistent usages between this document illustrate cross sections of layers of the semiconductor 25 and any documents so incorporat musual closs sections of layers of the semiconductor 25 and any documents so incorporated by reference, the usage
device at steps in the process 1500. The semiconductor in this document controls.
device may be a HEMT devic process 100 with steps 110 and 125 expanded to include
specific steps for forming a field plate layer and a back-side 30
field plate. The process 1500 may begin with a partially
used to refer to a nonexclusive or, such tha formed semiconductor device, such as a semiconductor
device may formed according to step 105 of the process 100
and the model of the process 100
otherwise indicated. In this document, the terms "including" and having a crystalline substrate layer 225 and an epitaxial otherwise indicated. In this document, the terms " including buffer layer) as shown in $E/G = 35$ and " in which" are used as the plain-English equivalents of buffer layer 220 (e.g., a GaN buffer layer), as shown in FIG. 35^{10} and 10^{10} m which the respective terms "comprising" and "wherein." Also, in 16A. At 1505, a conductive layer 1605 of AIN or AlGaN the respective terms " comprising" and " wherein. Also, in material may be formed on the buffer layer 220, At 1510 and the following aspects, the terms " including" an material may be formed on the buffer layer 220. At 1510, an the following aspects, the terms "including" and "compris-
insulator layer 1610, such as a layer of silicon nitride (SiN), ing" are open-ended, that is, a system may be formed on the conductive layer 1605, as shown in composition, formulation, or process that includes elements FIG 6A. At 515, the insulator layer 1610 can be natterned α_0 in addition to those listed after such a FIG. 6A. At 515, the insulator layer 1610 can be patterned, $40 \text{ in addition to those listed after such a term in an aspect are such as to define the features (e.g., geometry or position) of $\text{still deemed to fall within the scope of that aspect. Moreover, } \frac{1}{2}$$ the back-side filed plate. At 1520, the patterned insulator in the following aspects, the terms "first," "second," and layer can be etched, such as to form a field plate mask 1620, "third," etc. are used merely as labels, layer can be etched, such as to form a field plate mask 1620, "third," etc. are used merely as labels, and are not intended as shown in FIG. 6B. At 1525, the field plate mask can be to impose numerical requirements on thei used to form a back-side field plate 1630, such as by 45 The above description is intended to be illustrative, and selectively etching the conductive layer 1605 to remove not restrictive. For example, the above-described e regions. The isolated back-side field plate is formed by a one of ordinary skill in the art upon reviewing the above
2DEG at the interface of the buffer layer 220 and the 50 description. The Abstract is provided to comply 2DEG at the interface of the buffer layer 220 and the 50 remaining AN or AlGaN material 1625 , as shown in FIG. remaining AN or AlGaN material 1625, as shown in FIG. C.F.R. § 1.72(b), to allow the reader to quickly ascertain the nature of the technical disclosure. It is submitted with the

least through the formation of a second 2DEG, such as to scope or meaning of the aspects. Also, in the above Detailed operate as the conductive channel of the semiconductor 55 Description, various features may be grouped t device. Such fabrication may include epitaxially growing streamline the disclosure. This should not be interpreted as the second layer of the first semiconductor material 210 and intending that an unclaimed disclosed featu forming a second 2DEG by epitaxially growing a barrier any aspect. Rather, inventive subject matter may lie in less layer of a second compound semiconductor material 205 as than all features of a particular disclosed embod

embodiments, it should be apparent that those skilled in the

fabrication of the device at least through the formation of the art can make various modifications that will achieve some of 2DEG. This regrowth technique may obviate the need for a the advantages of the invention without

might otherwise be caused by the implantation process. Each of the non-limiting aspects or examples described in various In some embodiments, the semiconductor device may be $\frac{5}{10}$ herein may stand on its own, or may In some embodiments, the semiconductor device may be ⁵ herein may stand on its own, or may be combined in various fabricated through the formation of the first compound permutations or combinations with one or more of th

the process 1300, such as by performing a regrowth process $_{15}$ tion to those shown or described. However, the present "examples." Such examples may include elements in addition to those shown or described. However, the present tion process.

EIG. **15** illustrates a flowchart of an example of an espect to a particular example (or one or more aspects

C.

16C. https://ext. nature of the technical disclosure. It is submitted with the At 1530, the semiconductor device can be fabricated at understanding that it will not be used to interpret or limit the At 1530, the semiconductor device can be fabricated at understanding that it will not be used to interpret or limit the least through the formation of a second 2DEG, such as to scope or meaning of the aspects. Also, in the shown in FIG. 16D.
In certain embodiments, the process 1500 may be com-
Detailed Description as examples or embodiments, with In certain embodiments, the process 1500 may be com-
pleted by forming one or more device components (e.g., a each aspect standing on its own as a separate embodiment, source electrode, a gate electrode, and drain electrode) and and it is contemplated that such embodiments may be electrically coupling the one or more device components to combined with each other in various combinations o the 2DEG or the heterojunction forming the 2DEG. 65 mutations. The scope of the invention should be determined
Although the above discussion discloses various example with reference to the appended aspects, along with the with reference to the appended aspects, along with the full scope of equivalents to which such aspects are entitled.

buffer layer comprising a first compound semiconductor plate by patterning the field plate layer comprises: material, the buffer layer being epitaxial to a crystalline 5 forming a mask on the second channel layer, the material, the buffer layer being epitaxial to a crystalline 5 forming a mask on the second channel layer, the mask
determining a geometry of the back-side field plate; and

- a first channel layer disposed over the field plate layer, the first channel layer comprising the first compound semi-
-
- a first back-side field plate that is formed by a region of the field plate layer and is electrically isolated from the field plate layer and is electrically isolated from forming a mask on the field plate barrier layer, the mask other regions of the field plate layer; and determining a geometry of the back-side field plate; and
- a gate, a source contact, and a field plate contact, the field 20 isolating, before forming the second channel layer, the

2. The semiconductor device according to claim 1, 25 10. The method of claim 9, further comprising:
wherein the field plate layer comprises a deactivated p-type
compound semiconductor material and the first back-side
field

side filed plate comprises an activated p-type compound etching, before forming first channel layer, a trench in the semiconductor material that is disposed in trench in the buffer layer; semiconductor material that is disposed in trench in the buffer layer;
unintentionally doped compound semiconductor material, 35 forming a conductive layer of p-type material in the unintentionally doped compound semiconductor material, 35 forming a conductive layer of p-type material in the trench having an opening in the direction of the twothe trench having an opening in the direction of the two- dimensional electron gas.

wherein the first compound semiconductor is gallium nitride 12 . The method of claim 11, wherein the removing the and the second compound semiconductor is aluminum gal- 40 conductive layer of p-type material comprises using a lium nitride.

5. The semiconductor device according to claim 1, the material from the surface of the buffer layer.

field plate layer comprises an aluminum nitride material or 13. The method of claim 11, wherein the field plate layer

a field plate is formed by a two-dimensional electron gas 45 back-side field plate by patterning the field plate layer
formed at an interface between the buffer layer and the comprises:
aluminum nitride material or aluminum aluminum nitride material or aluminum gallium nitride etching, before forming the first channel layer, a trench in material.

6. A method of manufacturing a semiconductor device forming a conductive layer of n-type material in the

- 6. A method of manufacturing a semiconductor device
having a conductive layer of n-type material in the
having a back-side field plate, the method comprising:
forming a trench and over a surface of the buffer layer;
formin
	-
	-
	- forming a back-side field plate by patterning the field a deactivating material into the p-type material;
plate layer; and forming a mask comprising a material selected to a
	- forming a gate, a source contact, and a field plate contact, light that has at least a threshold energy level, the mask the field plate contact coupled to the back-side filed covering an area above the p-type material correspond-
plate, the source contact is disposed along a first 65 ing to a geometry of the back-side field plate; and
dimen dimension of the gate, and the field plate contact is selectively activating the area above the p-type material disposed along a second dimension of the gate. by heating the semiconductor device in the presence of

The claimed invention is:

1. A semiconductor device having a back-side field plate,

1. A semiconductor device comprising:

1. A semiconductor device comprising:

1. A semiconductor device comprising:

1. A semiconductor e semiconductor device comprising:

a buffer layer comprising a first compound semiconductor plate by patterning the field plate layer comprises:

substrate;
field plate layer disposed on a surface of the buffer layer;
substrate is determining a geometry of the back-side field plate from the other regions isolating the back-side field plate from the other regions of the field plate layer by selectively damaging an area first channel layer comprising the first compound semi-

of the n-type material exposed by the mask using an ion

implantation process.

a region comprising a two-dimensional electron gas, the 8. The method of claim 7, wherein the mask comprises a two-dimensional electron gas formed at an interface gate, source, or a drain of the semiconductor device.

between the first channel layer and a second channel **9**. The method according to aspect **6**, wherein the field layer, the second channel layer comprising a second plate layer comprises a conductive layer of an n-type mate compound semiconductor material in physical contact 15 rial and a field plate barrier layer, and the forming the with the first channel layer;
back-side field plate by patterning the field plate layer back-side field plate by patterning the field plate layer comprises:

determining a geometry of the back-side field plate; and isolating, before forming the second channel layer, the

plate contact coupled to the back-side filed plate, the back-side field plate from other regions of the field source contact is disposed along a first dimension of the plate layer by selectively damaging an area of the source contact is disposed along a first dimension of the plate layer by selectively damaging an area of the gate, and the field plate contact is disposed along a n-type material exposed by the mask using an ion gate, and the field plate contact is disposed along a n-type material exposed by the mask using an ion second dimension of the gate.

3. The semiconductor device according to claim 1, 30 comprises a region of the buffer layer, and the forming the

-
-
- mensional electron gas.
 4. The semiconductor device according to claim 1, surface of the buffer layer.

-
-
-
-

forming a first channel layer on the field plate layer, the
first channel laver comprising the first compound semi-
conductor material;
forming a two-dimensional electron gas by forming a
second channel layer on the first

- second channel layer comprising a second compound deactivating, after forming the second channel layer, the semiconductor material; and 60 p-type material by using an annealing process to diffuse
	- forming a mask comprising a material selected to absorb light that has at least a threshold energy level, the mask
	- by heating the semiconductor device in the presence of

10

50

60

25

35

having at least the threshold energy level.
 above the material implant in the n - type material **24.** The method of claim 6, wherein the field plate layer

is magnesium doped gallium nitride or carbon doped gal-⁵

17. The method of claim 14, wherein the mask is poly- 10 between the buffer layer and field plate region.

25. A transistor having a backside field plate, the transistor **18**. The method of claim 6, wherein the field

forming the back-side field plate by patterning the field plate $\frac{15}{15}$ a back-side field 18. The method of claim 6, wherein the field plate layer comprising:
marises a conductive layer of an n-type material, the a channel layer comprising a first two-dimensional eleccomprises a conductive layer of an p-type material, the a channel layer forming the back-side field plate by patterning the field plate $\frac{1}{\sqrt{2}}$ tron gas; and

- p-type material corresponding to a geometry of the back-side field plate; and
- deactivating areas of the p-type material exposed by the

20. The method of claim 18 , herein the mask comprises a material selected to reflect light.

comprises a conductive layer of an p-type material, the a gallium nitride layer and a patterned layer of aluminum
forming the heek side field plate by patterning the field plate forming the back-side field plate by patterning the field plate $\frac{30}{27}$. The transistor of claim 25, further comprising in layer comprises:

- covering an area of the second channel layer above the material corresponding to a geometry of the material field plate layer dispositions.
- deactivating areas of the p-type material exposed by the wherein:
mask by implanting a deactivating material into the the back-side field plate further comprises a field plate

 $\frac{1}{2}$ the channel layer further comprises.
 $\frac{1}{2}$ the channel layer further comprises:

a first channel layer disposed over the field plate layer, the the forming the back-side field plate by patterning the field plate layer comprises: 40

- selectively implanting, after forming the second channel
a second channel layer comprising a second compound
a second channel layer comprising a second compound
- sponding to the back-side field plate; and selectively activating the area of the buffer layer by $\frac{28}{\text{m}}$. The transistor of claim 25, wherein the field plate layer annealing the semiconductor device in the presence

 $23.$ The method of claim 6, wherein the field plate layer 50 and the field plate region comprises an activated compound comprises the buffer layer and a field plate barrier layer, and France of the computer and the plate burier and the first computed to the second computer of the computer of the second computer of the first compound
International series of the compound semiconductor is gallium nitride a

selectively implanting, before forming first channel layer, semiconductor is gallium nitride and the seconductor is aluminum gallium nitride. an n-type dopant material in a region of the buffer layer corresponding to the back-side field plate; and

an activating material using a heat source disposed selectively activating, before forming the first channel
above the mask, the heat source selected to radiate light layer, the region implanted with the n-type dopant

15. The method of claim 14, wherein the p-type material 24. The method of claim 6, wherein the field plate layer
meanonium doned collium pitride or cerbon doned cal 5 comprises an aluminum nitride material or an aluminum is magnesium doped gallium nitride or carbon doped gal-
lium nitride material, and forming the back-side field
16. The method of claim 14, wherein the deactivating
material is ammonia or hydrogen and the activating mater

-
- 20 gas; and
a gate, a source contact, and a field plate contact, the field layer comprises:
layer comprises:
families the second channel layer and a crystalline substrate, the back-side field plate forming, after forming the second channel layer, a mask and a crystalline substrate, the back-side field plate
comprising a second two-dimensional electron gas, the covering an area of the second channel layer above the comprising a second two-dimensional electron gas, the comprising a second two-dimensional electron gas disposed over a smaller area than the first two-dimensional electron
- mask by using an annealing process to diffuse a deac-
plate contact coupled to the back-side filed plate, the
plate contact coupled to the back-side filed plate, the tivating material into the p-type material.
Source contact coupled to the back-side filed plate, the source contact is disposed along a first dimension of the 19. The method of claim 18, wherein the mask is a metal source contact is disposed along a first dimension of the deachiveting metanial is hydrogen and the deactivating material is hydrogen.
 20 The mathed of claim 18 herein the mask comprison a second dimension of the gate.

26. The transistor of claim 25, wherein the second two-dimensional electron gas is formed at an interface between 21. The method of claim 11, where field plate layer dimensional electron gas is formed at an interface between
method is a conductive layer of an **n** type material, the a gallium nitride layer and a patterned layer of alum

forming, after forming the second channel layer, a mask a buffer layer comprising a first compound semiconductor
covering an area of the second channel layer above the material, the buffer layer being epitaxial to the crys a buffer layer comprising a first compound semiconductor

field plate layer disposed on a surface of the buffer layer; wherein:

p-type material.

22. The method of claim 1, wherein the field plate layer

the channel layer further comprises:

the channel layer further comprises:

- first channel layer comprising the first compound semi-
conductor material; and
- layer and before forming a device contact, an n-type a second channel layer comprising a second compound
semiconductor material in physical contact with the dopant material in an area of the buffer layer corre- $\frac{45}{45}$ semiconductor material in physical contact with the

annealing the semiconductor device in the presence of $\frac{29}{2}$. The transistor of claim 25, wherein the field plate layer .