

---

(12) **UK Patent**

(19) **GB**

(11) **2585427**

(13) **B**

(45) Date of B Publication

**15.09.2021**

---

(54) Title of the Invention: **Printed circuit board with at least one multipole pin header, computer system and operating method**

(51) INT CL: **H01R 13/641** (2006.01) **G01R 31/55** (2020.01) **H02H 11/00** (2006.01)

---

(21) Application No: **2004266.9**

(22) Date of Filing: **24.03.2020**

(30) Priority Data:  
(31) **102019109016** (32) **05.04.2019** (33) **DE**

(43) Date of A Publication **13.01.2021**

---

(56) Documents Cited:  
**WO 2019/056864 A1** **JP 2000173717 A**  
**US 20190257874 A1**

(58) Field of Search:  
As for published application 2585427 A viz:  
INT CL **G01R, H01R, H02H**  
updated as appropriate

Additional Fields  
Other: **None**

(72) Inventor(s):  
**Waldemar Felde**  
**Rudolf Häußermann**  
**Rainer Staude**

(73) Proprietor(s):  
**Fujitsu Technology Solutions Intellectual Property GmbH**  
**Mies-van-der-Rohe-Str. 8, München 80807, Germany**

(74) Agent and/or Address for Service:  
**ip21 Limited**  
**Central Formalities Department, Suite 2,**  
**The Old Dairy, Elm Farm Business Park,**  
**Wymondham, Norwich, Norfolk, NR18 0SW,**  
**United Kingdom**

**GB**  
**2585427**  
**B**

FIG 1




FIG 2




FIG 3





FIG 4



Description

Printed circuit board with at least one multipole pin header,  
computer system and operating method

5

The invention relates to a printed circuit board comprising  
at least one multipole pin header and at least one evaluation  
circuit electrically connected to a first pin contact of the  
pin header. The invention further relates to a computer  
10 system comprising at least one system board and at least one  
connection board for connecting an external peripheral device  
as well as an operating method for a computer system.

Known computer systems generally have a plurality of printed  
15 circuit boards, in particular in the form of a system board  
and one or more further boards connected thereto, which are  
connected to one another via various plug connections. For  
reasons of cost and space saving, multipole pin headers and  
corresponding cable connectors are often used to connect  
20 boards. Such connectors are also known as post headers or  
post connectors.

Multipole pin headers have a number of mechanically similar  
pin contacts in a fixed pitch and thus make it possible to  
25 connect a number of lines of different boards with each  
other. The problem with such connectors is that it is  
relatively easy for the corresponding cable connectors to be  
incorrectly connected when they are placed on the pin header.  
For example, it is possible to place a cable connector on a  
30 corresponding pin header with one or more pin contacts offset  
or turned by 180°.

Incorrect connection of a cable connector to a corresponding pin header can be mechanically prevented by surrounding the actual pin header with a rectangular border, typically made of plastic, which is mechanically designed so that a  
5 corresponding cable connector can only be placed on the pin header in a predetermined orientation. For this purpose, projections or recesses are typically provided on the sides of the cable connector and the border. A plug connector mechanically coded in this way is usually referred to as a  
10 tub connector, since the border surrounds the actual electrical contacts of the pin header in a tub-like manner. The problem with this approach is that the provision of the additional border increases the space requirement of the plug connector. In addition, the insertion forces are also  
15 increased when the cable connector is inserted into the border, which in turn can lead to damage to a circuit board during insertion.

The present invention is based on the task of specifying  
20 improved devices and methods which enable a cable connector to be securely connected to a plug connector in the form of a pin header.

According to a first aspect of the invention, a printed  
25 circuit board is disclosed. The printed circuit board comprises at least one multipole pin header with at least one first pin contact and a second pin contact arranged adjacent to the first pin contact and connected to a first predetermined reference potential. The printed circuit board  
30 further comprises at least one evaluation circuit electrically connected to the first pin contact, which is configured to detect the application of a predetermined voltage level to the first pin contact, and a safety circuit

electrically connected to the at least one evaluation circuit, which is configured to prevent complete power supply to the printed circuit board when the evaluation circuit detects the application of the predetermined voltage level to the first pin contact.

By providing and monitoring an electrical connection of a first pin contact with respect to a predetermined voltage level, an offset plugging of a cable connector onto a multipole pin header can be detected. The invention makes use of the fact that, for example, all components of an electrical device are usually connected to a common ground potential which can be used as a predetermined reference potential. If the additional, first pin contact is connected to the reference potential by offset placement of the cable connector, this potential can be detected by the evaluation circuit and damage to the circuit board can be averted by preventing activation or power supply to the circuit board.

In at least one configuration, the printed circuit board further comprises at least one interface circuit, wherein at least a third pin contact of the multipole pin header is connected to a data line of the interface circuit, at least a fourth pin contact arranged adjacent to the third pin contact is connected to a supply line of the printed circuit board, and the safety circuit is configured to prevent provision of a supply voltage via the supply line if the evaluation circuit detects the application of the predetermined voltage level to the first pin contact. Such a printed circuit board prevents in particular the connection of data lines of an interface circuit to a supply voltage and thus possible damage to the interface circuit or peripheral devices connected thereto.



In at least one configuration, the pin header is designed as a double or multi-row pin header and additionally includes at least one coding which prevents a 180° rotated attachment of an appropriately coded cable connector. By evaluating the voltage level of the first pin contact, it is possible to detect in particular an offset placement of a cable connector. If the plug connection is additionally mechanically coded, for example by omitting one or more pin contacts of the pin header, a twisted attachment of the cable plug can also be prevented. In contrast to known tub connectors, this does not require a complete border around the pin header.

In at least one embodiment, each row of the double-row or multi-row pin header includes a plurality of pin contacts for providing one data connection each. Such arrangements are particularly common for connecting multiple ports of a USB connection board.

In at least one configuration, a first row of the double or multi-row header comprises a plurality of pin contacts for providing a first data connector and the at least one coding. A second row of the double or multi-row header comprises a second plurality of pin contacts for providing a second, similar data connector and the first pin contact. Due to the symmetrical design of the multi-row pin header with respect to the first and second data connector, offset placement of a cable connector in a direction transverse to a longitudinal direction of the header does not result in damage to the components of the printed circuit board.

According to a second aspect of the invention a computer system is disclosed. The computer system comprises:

- 5 - a system board, in particular in the form of a printed circuit board according to the first aspect, having at least one interface device, at least one multipole pin header electrically connected to the at least one interface device, and a control circuit; and
- 10 - at least one connection board with at least one internal plug connector for connecting the connection board to the at least one multipole pin header of the system board and at least one external plug connector for connecting a peripheral device;
- 15 - wherein the control circuitry is configured to prevent full activation of the system board when a predetermined voltage level is applied to a first pin contact of the at least one multipole pin header.

20 The computer system according to the second aspect allows in particular the detection of a cable connection between a system board and a connection board of a computer system that is connected in a staggered manner.

25 In at least one configuration, the control circuit comprises at least one pull-up resistor, the first pin contact being connected to a standby voltage via the pull-up resistor. The control circuit is configured to prevent the provision of a  
30 normal supply voltage if the first pin contact is connected to a ground potential of the connection board via an incorrectly connected cable connector. By providing a pull-up resistor, the first pin contact can be easily set to a first,

high voltage level. If the first pin contact is then pulled to a different voltage potential, especially the ground potential, by offsetting a cable connector, this can be detected by the control circuit.

5

In at least one configuration, the system board further comprises a chipset and a power sequencing controller, wherein the first pin contact is connected to an input port of at least part of the chipset, and the power sequencing controller scans the voltage level at the input port when the computer system is started and activates a normal supply voltage for all components of the system board only if the voltage level indicates that the first pin contact is not electrically connected to a predetermined voltage potential of the connection board. The components typically provided on a system board, in particular a chipset and a power sequencing controller, can be used to implement the above-mentioned control circuit with little additional circuitry by adapting their firmware accordingly.

20

In at least one configuration, the system board further comprises signalling means for indicating an error when starting the computer system, wherein the control circuit is adapted to signal an error when the predetermined voltage level is applied to the first pin contact. For example, in a so-called Power-On-Self-Test (POST), a corresponding error code can be output, indicating to a fitter or user of the computer system that a cable connector has been incorrectly plugged onto the pin header.

30

In at least one configuration, the at least one internal plug connector of the connection board is designed as a multipole pin header wired equivalent to the at least one multipole pin

header of the system board, and the at least one multipole pin header of the system board is connected to the multipole pin header of the connection board via a cable connection. Due to the symmetrical design of the two plug connectors, a  
5 single control circuit can be used to detect offset placement of a cable connector on both ends of a cable connection.

In at least one configuration, the connection board has a plurality of internal plug connectors and all the ground  
10 connections of the internal plug connectors are connected to each other. If the ground connection is provided by one of the other internal plug connectors, an incorrectly exposed cable connector can still be detected even if the connection board is not directly connected to a ground contact, for  
15 example a housing wall, of the computer system.

According to a third aspect of the invention, an operating method for a computer system, in particular the computer system according to the second aspect, is disclosed. The  
20 method comprises the following steps:

- Providing a standby voltage;
- checking whether a first pin contact of a multipole pin  
25 header of a system component of the computer system is electrically connected to a predetermined voltage potential;
- if the first pin contact is not connected to the predetermined voltage potential, providing a normal supply  
30 voltage for starting further components of the computer system; and

- if the first pin contact is connected to the predetermined voltage potential, abort the starting procedure and prevent the normal supply voltage from being provided at the multipole plug connector.

5

By following the above steps, a computer system startup can be interrupted early enough to prevent damage to the computer system caused by an incorrectly placed cable connector. In addition, the boot interruption can be used to indicate that  
10 a cable connector has been incorrectly attached to a multipole plug connector.

In at least one configuration, the step of checking is performed by a power sequencing controller or a BIOS program  
15 as part of a power-on self-test, POST, of the computer system.

Further advantageous embodiments of the invention are disclosed in the dependent claims and the following  
20 description of exemplary embodiments. The invention is described in detail by means of various exemplary embodiments with reference to the appended figures. The same reference signs are used for similar components of different  
25 embodiments. Different instances of similar components are indicated by an alphabetical suffix if necessary. Show in the figures:

Figure 1 shows a plug connector with a first multipole pin header and a cable connector mounted offset;  
30

Figure 2 a computer system according to a first embodiment of the invention,

Figure 3 a connection scheme for a double row pin header for connecting two USB ports according to a first embodiment of the invention,

5 Figure 4 is a flowchart of an operating method for the computer system according to Figure 2.

Figure 1 shows - by a first plug connector - several possible problems with the offset placement of a cable connector 2 on a pin header 1. In the exemplary embodiment shown in Figure 10 1, pin header 1 comprises only three pin contacts 3a to 3c arranged next to each other. A ground potential GND is provided via the first pin contact 3a, a supply voltage VCC is provided via the second pin contact 3b. The third pin 15 contact 3c is connected to a data line D of an interface circuit of a PCB 4 not shown in Figure 1.

If the cable connector 2 is placed on the pin header 1 as shown in Figure 1, offset to the right by one pin contact 3, 20 the cable-side ground connection is effectively connected to the second pin contact 3b and the cable-side supply voltage connection to the third pin contact 3c. This is problematic in several ways. Assuming that a component connected to the cable connector 2 is connected to the same ground potential 25 GND via a common housing or other electrical connection as the PCB 4 on which the pin header 1 is placed, an electrical short circuit occurs between the pin contact 3b and the ground connection of the cable connector 2. If the supply voltage VCC is also provided via the cable connector 2, which 30 may be the case in particular if another board or component is connected to the PCB 4 via different plug connectors, the supply voltage VCC is also coupled to the data line D via the third pin contact 3c. In many cases, this leads to the

destruction of any underlying electronics, especially the interface circuitry. Even if the described system is not damaged, the interface connection cannot be used successfully in the situation shown in Figure 1. It is therefore desirable  
5 to detect an offset placement of the cable connector 2 on pin header 1 as early as possible.

Figure 2 shows a computer system 5 according to an exemplary embodiment of the present invention. The computer system 5  
10 comprises a power supply unit 6, a system board 7 and a connection board 8, for example in the form of a so-called front panel. The power supply unit 6 provides, inter alia, a standby voltage VSTBY and a supply voltage VCC for the normal operation of the computer system 5. These two voltages are  
15 fed to a so-called power sequencing controller 9 of the system board 7. The power sequencing controller 9 provides one or both of these voltages to further components of the system board 7, for example a chipset 10, a processor 11 and an interface module 12, according to control signals and  
20 predetermined time sequences.

In the exemplary embodiment, interface module 12 is a so-called USB host controller. The interface module 12 is connected via a total of eight lines to the connection board  
25 8 and two USB plug connectors 13a and 13b arranged on it. Each of the USB plug connectors 13a and 13b includes a connection for the supply voltage VCC, for the ground potential GND and for a positive and negative differential data line D+ and D- respectively. In the design example  
30 shown, all components of computer system 5 are additionally connected to the ground potential GND via an electrically conductive housing not shown in Figure 2.

The system board 7 and the connection board 8 are electrically connected to each other via two ribbon cables 14a and 14b respectively. On the side of the system board 7 there are two first multi-pin headers 1a and 1b, into which  
5 two corresponding first cable connectors 2a and 2b are plugged. On the side of the connection board 8 there are two second multipole pin headers 1c and 1d, into which two corresponding second cable connectors 2c and 2d are plugged. In order to detect problems at an early stage when the cable  
10 connectors 2 are offset on the multi-pin headers 1, at least the first headers 1a and 1b include at least one first pin contact 3a, which is connected via a line 15 to an input port 16, for example a programmable input/output port 16 of the chipset 10.

15

If cable connectors 2a and 2b are correctly fitted, line 15 and the first pin contact 3a connected to it on the side of the connection board 8 are not electrically connected. This can be detected by the chipset 10 and, for example, passed on  
20 to the power sequencing controller 9 in the form of an appropriate control signal. If the power sequencing controller 9 detects a start request, for example by pressing a power button of the computer system 5 not shown in the figure, it requests the corresponding control signal. If the  
25 pin contact 3a on the side of the connection board 8 is not connected to a predetermined electrical potential, the power sequencing controller 9 switches the normal supply voltage VCC through to the other components of computer system 5.

30

However, if the cable connector 2 is offset on the pin header 1 in such a way that the first pin contact 3a is connected to a predetermined potential, this is detected by the chipset 10 and signalled to the power sequencing controller 9 by means



of a corresponding control signal. For example, it can be detected that the first pin contact 3a is connected directly to ground potential GND or indirectly via a data line D+ or D- and a pull-down resistor to ground potential GND.

5 The power sequencing controller 9 can thus detect that the cable connector 2 is incorrectly connected to the pin header 1 and prevents the activation of the normal supply voltage VCC to avoid possible damage, for example to the interface module 12 or the power supply unit 6. In other words, the  
10 computer system 5 does not react in the usual way to a power-up attempt. If this happens, for example, during final assembly of computer system 5, an assembler will be notified at this early stage that computer system 5 has been  
15 incorrectly assembled. Of course, a user of computer system 5 can also recognise in this way that computer system 5 has been incorrectly assembled, for example after opening and partially disassembling and reassembling computer system 5.

Figure 3 shows a plug connector known per se in the form of a  
20 double-row pin header 1 with a total of ten connection points A1 to A10 for the common connection of two USB ports (referred to as "Port A" and "Port B" in Figure 3). Such plug connectors represent a de facto industry standard and are wired as described below.

25

For ease of reference, the individual connection points of pin header 1 are labeled A1 to A10 from top right to bottom left. At each of the connection points A1 to A8 and A10 a rectangular pin contact 3 as shown in Figure 3 is provided.  
30 The pin contacts 3i, 3h, 3g and 3f in the area of the connection points A1, A3, A5 and A7 of the left-hand row of pin header 1 in Figure 3 are used to connect a first USB plug connector 13a (port A) and the pin contacts 3e, 3d, 3c and 3b

to the right in the area of the connection points A2, A4, A6 and A8 are used to connect a second USB plug connector 13b (port B). No pin contact is provided in the area of the ninth connection point A9. Omitting the corresponding pin contact  
5 serves to code the plug connection as described below.

Deviating from known arrangements, the pin contact 3a in the area of connection point A10 is connected to an evaluation circuit via a line 15. As described below, the evaluation circuit is used to detect an offset plugging of a cable plug  
10 2 onto the pin header 1.

Possible errors when plugging the cable plug 2 or other plug connector onto the pin header 1 shown in figure 1 are described below. The cable connector 2 has nine sockets B1 to  
15 B8 and B10, which are shown in figure 3 in the same grid dimension as the pin contacts 3 of the pin header 1. In the area of connection point A9 there is no socket or opening in the cable connector 2, so that it is not possible to place the cable connector 2 on the pin header 1 with an angle of  
20 180°.

A remaining type of error is the vertically offset plugging of the cable connector 2 onto the pin header 1, as shown in Figure 3. An upward offset plugging of the cable connector 2  
25 is not possible due to the mechanical coding of the pin header 1 and the cable connector 2. For example, in the case of an upward offset by one pin contact, the closed opening of the cable plug 2 would meet the pin contact 3f in the area of connection point A7.

30

However, it is possible to mount the cable connector 2 with a downward offset of one pin contact, as shown in Figure 3. In this case, connection points A1 and A2, which provide the

supply voltage VCC, remain free. The corresponding sockets B1 and B2 of cable connector 2 are connected to pin contacts 3h and 3d for the negative differential data line D- in the area of connection points A3 and A4. Sockets B3 and B4 of cable  
5 connector 2, which are actually intended for these data lines, are connected to pin contacts 3g and 3c at connection points A5 and A6 to provide the positive differential data lines D+. The sockets B5 and B6 of cable connector 2 provided for these signals, on the other hand, are connected to pin  
10 contacts 3f and 3b at connection points A7 and A8 for connection to the ground potential GND. The left-hand ground contact of socket B7 of cable connector 2, shown in Figure 3, is not connected at all, since no corresponding pin contact is provided in the area of connection point A9. The right  
15 ground contact of the socket B8 of cable connector 2, on the other hand, is connected to pin contact 3a in the area of connection point A10, which is not assigned in a typical USB plug connector. The last remaining socket B10 of cable connector 2 protrudes over pin header 1, downwards in Figure  
20 3.

A cable connector 2 mounted in this way can cause problems if, among other things, supply voltage is made available via cable connector 2 from the sides of an active peripheral  
25 device, such as a USB hub, via the top two sockets B1 and B2. In this case, this voltage is coupled back into the data lines D- of the interface building block 12 via the pin contacts 3h and 3d in the area of the connection points A3 and A4. Since the driver circuits for data lines of such  
30 interface building blocks 12 are normally not voltage proof, this usually leads to a destruction of the interface building block 12. The same problem can also occur if, as shown in Figure 2, several USB ports are connected to a system board 7

via separate connectors. If a connection between the different supply voltage lines is then provided in the area of the connection board 8, the supply voltage VCC is also fed back via connection points A3 and A4.

5

The same error also occurs if the cable connector 2 is plugged onto the pin header 1 with a downward offset of two rows of pins, then with respect to the data lines D+ of the pin contacts 3g and 3c.

10

A last possible error when plugging the cable connector 2 onto pin header 1 can occur when trying to plug the cable connector 2 onto pin header 1 offset either one pin contact to the left or right. Due to the mechanical coding, it is not possible to place the cable plug 2 on the pin header 1 with a right offset, because the closed socket at the bottom left of the cable plug 2 would then meet the pin contact 3a in the area of the bottom right connection point A10. On the other hand, it is possible to position the cable connector 2 on the pin header 1 with a left offset. Due to the symmetrical wiring of the two rows of pin contacts arranged next to each other with respect to the two USB connections, this would not cause a serious error. For example, only the contacts of the first USB connector (port A) would be connected to the corresponding contacts of the second external USB plug connector 13b.

25

Thus, plugging in cable connector 2 with one or more rows of pins displaced downwards poses the greatest risk of a faulty assembly.

30

In order to reliably detect this possible type of error, Figure 3 additionally shows an evaluation circuit according

to an embodiment of the invention. The pin contact 3a in the area of the tenth connection point A10 is connected to the input port 16 of chipset 10 via line 15. In order to generate a predetermined voltage level at the pin contact 3a or the  
5 input port 16, line 15 is also connected via a pull-up resistor 17 to a positive voltage potential, in the design example of the standby voltage VSTBY.

If the cable connector 2 is now placed on the pin header 1 as  
10 described above, offset downwards by one row of pins, the connector socket B8 connects the pin contact 3a in the area of the tenth connection point A10 with the ground potential GND of the connection board 8. Typically, all ground potentials of all boards and other electrical components of a  
15 computer system 5 are connected with each other. Thus, typically a ground contact of the connection board 8 is also connected to the ground potential of the system board 7 via further cable connections and/or a housing contact.

Accordingly, line 15 is connected to the ground potential GND  
20 via the pin contact 3a and the attached cable connector 2. The voltage at input port 16 drops from the level of the standby voltage VSTBY to a low voltage potential, which can be detected by the chipset 10. The state detected in this way at input port 16 is signaled to other components of computer  
25 system 5 via a control line 18 and a corresponding control signal EN\_P5VP\_USB\_H as shown in Figure 3. In particular, the mentioned control signal can be signaled to a power sequencing controller 9, which then prevents the provision of a normal supply voltage VCC for the system board 7.

30 The individual steps of a procedure for starting the computer system 5 according to Figure 2 are schematically shown in Figure 4.

In a step S1 a standby voltage VSTBY is provided. This happens, for example, when the computer system 5 is connected to the mains voltage for the first time or a mechanical  
5 switch of the power supply 6 is switched on. After the standby voltage VSTBY has been provided, the standby voltage VSTBY is applied to the power sequencing controller 9 and, if necessary, to other parts of the computer system 5, in particular parts of the chipset 10 necessary for the  
10 activation of the computer system 5.

In this state, computer system 5 waits for an activation signal, for example the activation of a power button. If such an event is detected in a step S2, the chipset 10 signals the  
15 desired change of state, for example from a standby state (ACPI S5) to the normal operating state (ACPI S0), to the power sequencing controller 9 via a suitable control signal. Of course, it is also possible for the sequencing controller 9 to start the computer system automatically after the mains  
20 voltage is applied.

In a step S3, the power sequencing controller 9 queries the status of input port 16, for example by reading out control line 18, and in a subsequent decision step S4 checks whether  
25 the control signal EN\_P5VP\_USB\_H indicates that cable connector 2 has been placed on pin header 1 with one or more rows of pins offset downwards.

If this is the case, step S5 stops the startup process of  
30 computer system 5. Optionally a corresponding alarm signal can be generated. In any case the power sequencing controller 9 interrupts a sequence to provide the normal supply voltage VCC. Thus, further components of computer system 5,

especially interface module 12 and components not required in the standby mode, such as processor 11, remain disconnected from the power supply.

5 If, on the other hand, it is recognized in step S4 that the programmable input port 16 is at a high voltage level, i.e., the cable connector 2 is either correctly placed on pin header 1 or no cable connector at all is connected to pin header 1, there is no danger when activating the system board  
10 7. In this case, the supply voltage VCC is switched through to the other components of the system board 7 in step S6 and the computer system 5 is started as usual after performing further tests, if necessary.

15 Please note that the above mentioned circuit and error detection procedure can still detect a faulty insertion of the cable connector 2 on pin header 1 even if the cable connector 2 would be placed on pin header 1 according to Figure 3 with two or three rows of pins offset downwards. In  
20 this case, the connector sockets B6 or B4 of the differential data line D+ or D- are connected to pin contact 3a in the area of connection point A10. At least when a peripheral device such as a keyboard or mouse is connected to the corresponding USB port, these data lines are typically  
25 connected to ground potential GND via a pull-down resistor. If the pull-up resistor 17 is dimensioned accordingly, this faulty connection can still be detected by the circuit shown in Figure 3. The only thing that could not be detected in this way would be if the cable connector 2 was plugged onto  
30 the pin header 3 with a four-row downward offset. In practice, however, this is not to be expected, since in this case only socket B2 of cable connector 2 would be connected to pin contact 3a of pin header 1.

By the measures described above, a faulty assembly of a computer system 5 can be detected particularly easily and reliably. To do this, it is only necessary to switch on the  
5 computer system 5 once after assembly is complete. If the computer system 5 does not start as expected, an assembler can immediately recognize that the computer system 5 has been assembled incorrectly and subject it to a further check. At the same time, possible damage to the computer system 5 is  
10 avoided, since the corresponding components are not supplied with a supply voltage at all.



Reference signs

	1	pin header
	2	cable connector
5	3	pin contact
	4	printed circuit board
	5	computer system
	6	power supply unit
	7	system board
10	8	connection board
	9	power sequencing controller
	10	chipset
	11	processor
	12	interface module
15	13	USB plug connector
	14	Ribbon cable
	15	line
	16	input port
	17	pull-up resistor
20	18	control line
	A1 - A10	connection point
	B1 - B8, B10	socket
	D, D+, D-	data line
25	GND	ground potential
	S1 - S6	process steps
	VCC (normal)	supply voltage
	VSTBY standby	voltage

## Claims

1. A printed circuit board (4) comprising:

- at least one multipole pin header (1) with a first pin contact (3a) and a second pin contact (3b) arranged adjacent to the first pin contact (3a) and connected to a first predetermined reference potential;
- at least one evaluation circuit electrically connected to the first pin contact (3a) and configured to detect the application of a predetermined voltage level to the first pin contact (3a);
- a safety circuit electrically connected to the at least one evaluation circuit and configured to prevent a complete voltage supply to the printed circuit board (4) when the evaluation circuit detects the application of the predetermined voltage level to the first pin contact (3a); and
- at least one interface circuit, wherein
  - at least one third pin contact (3d) of the multipole pin header (1) is connected to a data line (D-) of the interface circuit;
  - at least one fourth pin contact (3e) arranged adjacent to the third pin contact (3d) is connected to a supply line of the circuit board (4); and
  - the safety circuit is configured to prevent a supply voltage (VCC) from being provided via the supply line if the evaluation circuit detects the application of the predetermined voltage level at the first pin contact (3a).

2. The printed circuit board (4) according to claim 1, wherein the pin header (1) is designed as a double-row or multi-row pin strip and additionally comprises at least one

16 04 21

coding which prevents a cable plug (2), which is rotated by 180°, from being placed on top of it.

3. The printed circuit board (4) according to claim 2,  
5 wherein each row of the double-row or multi-row pin header (1) comprises a plurality of pin contacts (3) for providing one data connection each.

4. The printed circuit board (4) according to claim 3,  
10 wherein  
- a first row of said double or multiple row header (1) comprises a first plurality of pin contacts (3f-3i) for providing a first data connection and comprises at least one coding; and  
15 - a second row of said double or multi-row pin header (1) comprises a second plurality of pin contacts (3b-3e) for providing a second, similar data connection and said first pin contact (3a).

20 5. The printed circuit board (4) according to any one of claims 1 to 4, wherein  
- the pin header (1) is designed as a double-row pin header with a total of nine pin contacts (3a-3i);  
- in the first row of the pin header (1) connection points 1, 25 3, 5 and 7 (A1, A3, A5, A7) consecutively side by side as well as a coding are provided;  
- connection points 2, 4, 6, 8 and 10 (A2, A4, A6, A8, A10) are provided consecutively next to each other in the second row of the pin header (1);  
30 - the connection points 1 and 2 (A1, A2) are connected to a supply voltage line of the printed circuit board (4);

16 04 21

- terminal points 3 and 5 (A3, A5) are connected to differential data lines (D-, D+) of a first interface connector;
- terminal points 4 and 6 (A4, A6) are connected to  
5 differential data lines (D-, D+) of a second interface terminal;
- the connection points 7 and 8 (A7, A8) are connected to a ground potential (GND) of the printed circuit board (4); and
- the connection point 9 (A9) is connected to the evaluation  
10 circuit.

6. Computer system (5) comprising:

- a system board (7), in particular in the form of a printed circuit board (4) according to one of claims 1 to 5, with at  
15 least one interface module (12), at least one multipole pin header (1a, 1b) electrically connected to the at least one interface module (12), and a control circuit; and
- at least one connection board (8) with at least one internal plug connector for connecting the connection board  
20 (8) to the at least one multipole pin header (1a, 1b) of the system board (7) and at least one external plug connector for connecting a peripheral device;
- wherein said control circuit is configured to prevent full activation of said system board (7) when a predetermined  
25 voltage level is applied to a first pin contact (3a) of said at least one multipole pin header (1a, 1b).

7. The computer system (5) according to claim 6, wherein

- the control circuit comprises at least one pull-up resistor  
30 (17);
- the first pin contact (3a) is connected to a standby voltage (VSTBY) via the pull-up resistor (17); and

- the control circuit is configured to prevent the provision of a normal supply voltage (VCC) if the first pin contact (3a) is connected to a ground potential (GND) of the connection board (8) via an incorrectly connected cable plug (2).

8. The computer system (5) according to claim 6 or 7, wherein - the system board (7) further comprises a chipset (10) and a power sequencing controller (9);

- the first pin contact (3a) is connected to an input connector (16) of at least a portion of the chipset (10); and - the power sequencing controller (9) scans the voltage level at the input terminal (16) when the computer system (5) is started and activates a normal supply voltage (VCC) for all components of the system board (7) only if the voltage level indicates that the first pin contact (3a) is not electrically connected to a predetermined voltage potential of the connection board (8).

9. The computer system (5) according to any one of claims 6 to 8, the system board (7) further comprising signalling means for indicating an error in starting the computer system (5), the control circuitry being arranged to signal an error by means of the signalling means when the predetermined voltage level is applied to the first pin contact (3a).

10. The computer system (5) according to any one of claims 6 to 9, wherein the interface module (12) provides at least one data connection according to the USB protocol, and the at least one external connector is a USB connector (13a, 13b).

11. The computer system (5) according to one of claims 6 to 10, wherein the at least one internal plug connector of the

16 04 21

connection board (8) is designed as a multipole pin header (1c, 1d) wired equivalent to the at least one multipole pin header (1a, 1b) of the system board (6) and the at least one multipole pin header (1a, 1b) of the system board (7) is  
5 connected to the at least one multipole pin header (1c, 1d) of the connection board (8) via at least one cable connection.

12. The computer system (5) according to any one of claims 6  
10 to 11, wherein said connection board (8) has a plurality of internal plug connectors and all ground connections of said internal plug connectors are connected to each other.

13. Operating method for a computer system (5) according to  
15 any one of claims 6 to 12, comprising the steps of:  
- providing a standby voltage (VSTBY);  
- checking whether a first pin contact (3a) of a multi-pin header (1) of a system component of the computer system (5) is electrically connected to a predetermined voltage  
20 potential;  
- if the first pin contact (3a) is not connected to the predetermined voltage potential, providing a normal supply voltage (VCC) for starting further components of the computer system (5); and  
25 - if the first pin contact (3a) is connected to the predetermined voltage potential, aborting the starting procedure and preventing the normal supply voltage (VCC) from being provided at the multipole plug connector (1).

30 14. The operating method according to claim 13, wherein the step of checking is performed by a power sequencing controller (9) or a BIOS program as part of a power on self test, POST, of the computer system (5).

16 04 21