

(19)  
(12)

(KR)  
(A)

(51) 。 Int. Cl. <sup>7</sup>  
H03F 1/30

(11)  
(43)

2002 - 0061956  
2002 07 25

(21) 10 - 2001 - 0003103  
(22) 2001 01 19

(71) 3 416

(72) ( ) 402 1702  
1 936 602 1303

(74)  
:

(54)

, 가, ,  
, 가 1 , 가  
2 가 . 가  
2 1 , 가  
6 .  
, , ( )

1 가

2

3

4a 4b

5

6 가

7 가

8

( ) 가 , (Adjacent Chann  
 el Protection Ratio: ACPR .) 가 (spurious) (noise floor)  
 ACPR

1 가

Vref (regulator, .) ( Vt .)  
 Vref 가

가 ,

, ACPR ( 1 , Vref  
 .) ( )가

가 (Pout) 가 (5a) 가 (step) (shut down) 가 가 2 [ : Conexant RI123124U, RM912 ] Vref 2.6V ~ 3.2V 3 가 (high) (medium) (low) (Vmode1, Vmode2) 3 4a 4b 가 4a 가 4a 가 25dBm 25dBm 60 2 ~ 3dB 가 가 -30 25dBm 3dBm 2dBm 60 -55Bm 4b 가 가 가 -30 60 9 ~ 10dB 가 Vref (driver stage) 5a (idle current) 35, 70, 100mA 가 20~30mA 가 2 ~ 3dB 9 ~ 10dB (shut dow n) (smart) 가 가

가, 1, 가, 1, 가, 2

가, 2, 가, 가, 1, 2

가, 가 (特定) 가, 가

가 가 가 가

6 가 7

H 6, Vref, 2.6V ~ 3.2V (bypass), Vt, T, R2, (R1 >> R2), R1

TH, 가, TH, NTC, 6, Vt, R2, R1, TH, Vref

$$V_{ref} = V_t * ((R1//TH) / (R2 + (R1//TH)))$$

, 가 , 가  
 , 가

7 가 가 , TH PTC  
 , Vref TH Vref 1 R1 Vt  
 Vref , 2 R2 TH가

$$V_{ref} = V_t * (R_2 / (R_2 + (R_1 // TH)))$$

6 7 Vref PCB (pattern loss),  
 가  
 6 7  
 가 가  
 , 가 ,

3 3가 가 , 가  
 가 , - 55dBm - 10dBm  
 0 ) 가 (shut down) (-3

8 - 55dBm - 10dBm  
 , 가  
 , - 55dBm - 10dBm(  
 .)  
 , 가 가 ,



가

1

2

6.

5

7.

5

가



8.

5


1

2


$$2 = 1 * ( 2 / ( 2 + ( 1 // ) ) )$$




3




4a




4b




5



6



7



8

