

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
27 April 2006 (27.04.2006)

PCT


(10) International Publication Number
WO 2006/044037 A1

- (51) International Patent Classification:
H01L 29/786 (2006.01) *H01L 21/336* (2006.01)
- (21) International Application Number:
PCT/US2005/030777
- (22) International Filing Date: 30 August 2005 (30.08.2005)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
10/964,062 12 October 2004 (12.10.2004) US
- (71) Applicants (for all designated States except US):
HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. [US/US]; Hewlett-Packard Company, Intellectual Property Administration, 20555 S.H. 249, Houston, TX 77070 (US). **OREGON STATE UNIVERSITY** [US/US]; Oregon State University, Office of Technology Transfer, 312 Kerr Administration Building, Corvallis, OR 97331-2140 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): **HOFFMAN, Randy** [US/US]; 1000 NE Circle Blvd., Corvallis, OR 97330-4239 (US). **WAGER, John** [US/US]; Oregon State University, Office of Technology Transfer, 312 Kerr Administration

- Building, Corvallis, OR 97331-2140 (US). **HONG, David** [US/US]; Oregon State University, Office of Technology Transfer, 312 Kerr Administration Building, Corvallis, OR 97331-2140 (US). **CHIANG, HAI** [US/US]; Oregon State University, Office of Technology Transfer, 312 Kerr Administration Building, Corvallis, OR 97331-2140 (US).
- (74) Agents: **COULMAN, Donald J.** et al.; Hewlett-Packard Company, Intellectual Property Administration, P.O. Box 272400, Mail Stop 35, Fort Collins, CO 80527-2400 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT,

[Continued on next page]

(54) Title: A METHOD TO FORM A PASSIVATION LAYER



(57) Abstract: Embodiments of methods (150), apparatuses, devices, and/or systems for forming a passivation layer(118,144) are described.

WO 2006/044037 A1



RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

— *as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))*

Declarations under Rule 4.17:

- *as to the identity of the inventor (Rule 4.17(i))*
- *as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))*

Published:

- *with international search report*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

A METHOD TO FORM A PASSIVATION LAYER

BACKGROUND

Electronic devices, such as integrated circuits, solar cells, and/or electronic displays, for example, may be comprised of one or more electrical components, such as one or more thin film transistors. Thin film transistors may be formed from one or more layers, which may be stacked, for example. In at least one type of electronic device, multiple thin film transistors may be coupled to form circuitry, such as a circuitry comprising a plurality of thin film transistors. When forming circuitry such as this, varying techniques may be utilized to isolate, separate and/or insulate one or more transistors and/or layers from one another, for example. Although particular techniques may vary, one or more techniques may have particular disadvantages. For example, such techniques may be time-consuming and/or expensive, may not allow for the use of particular materials, and/or may not produce the desired results.

BRIEF DESCRIPTION OF THE DRAWINGS

Subject matter is particularly pointed out and distinctly claimed in the concluding portion of the specification. Claimed subject matter, however, both as to organization and method of operation, together with objects, features, and

advantages thereof, may best be understood by reference of the following detailed description when read with the accompanying drawings in which:

FIG. 1 is a cross-sectional cutaway view of one embodiment of a device having a passivation layer;

FIG. 2 is another embodiment of a device having a passivation layer;
and

FIG. 3 is a flowchart illustrating one embodiment of a method to form a passivation layer.

DETAILED DESCRIPTION

In the following detailed description, numerous specific details are set forth to provide a thorough understanding of claimed subject matter. However, it will be understood by those skilled in the art that claimed subject matter may be practiced without these specific details. In other instances, well-known methods, procedures, components and/or circuits have not been described in detail so as not to obscure claimed subject matter.

Electronic devices, such as semiconductor devices, display devices, nanotechnology devices, conductive devices, and/or dielectric devices, for example, may be comprised of one or more electronic components. One or more of these electronic components may be comprised of one or more thin films, such as a plurality of thin films, which may additionally be referred to as layers. In this context, the term thin film refers to a material formed to a thickness, such that surface properties of the material may be observed, and

these properties may vary from bulk material properties. Additionally, although referred to as layers, it is desirable to note that layers of one or more of the aforementioned devices may comprise continuous and/or non-continuous layers, and may comprise one or more portions of a thin film device, such as a substrate, a dielectric layer and/or one or more electrodes, for example. These one or more layers may be further comprised of one or more materials, and the one or more materials may have electrical and/or chemical properties, such as conductivity, passivation, insulative and/or mobility properties, for example. The one or more material layers, in combination with one or more other material layers, may form one or more electronic components, such as thin film transistors (TFT), capacitors, diodes, resistors, photovoltaic cells, insulators, conductors, optically active devices, or the like. These one or more components may be combined with one or more other components to form circuitry, such as circuitry at least partially comprising a plurality of thin film devices, for example. In one embodiment, the circuitry may comprise at least a portion of an electronic device, for example. Components such as TFTs, in particular, may, for example, be utilized in display devices including, for example, an electroluminescent and/or a liquid crystal display (LCD). Thus, one or more material layers, such as thin film layers, may form one or more thin film transistors, which may form a portion of an electronic device, such as a display device, for example.

At least as part of the fabrication process of electronic devices, such as a device incorporating one or more thin film transistors, one or more electrodes may be formed at least as part of one or more of the material layers. In at least

one embodiment, one or more gate, drain and/or source electrodes may be formed as part of one or more material layers, and may be formed on at least a portion of one or more additional material layers, such as a substrate layer and/or dielectric layer, for example. One or more additional material layers may be formed, including one or more additional dielectric layers, one or more channel layers, and/or one or more passivation layers, for example. Additionally, one or more electrodes may be coupled to one or more other electrodes and/or layers, such as electrically by use of an interconnect formed at least partially in a via, for example. Additionally, one or more layers, such as one or more electrodes, may be coupled to one or more other components, such as one or more additional thin film transistors to form circuitry, and may comprise at least a portion of an electronic device, such as an electronic display, for example.

In one particular embodiment, a passivation layer may comprise at least a portion of an electronic component such as a thin film transistor. A passivation layer, in at least one embodiment, may comprise a layer of one or more materials that may provide passivation properties, such as physical, chemical and/or electrical insulation, isolation, stability and/or separation between two or more other layers of a component and/or between multiple components, such as multiple thin film devices, for example. In one particular embodiment, although claimed subject matter is not so limited, a passivation layer may provide physical, chemical and/or electrical insulation, isolation, stability and/or separation between a portion of a first thin film transistor and one or more portions of a second thin film transistor, such as a second thin film transistor

stacked above the first thin film transistor, for example. A passivation layer formed in this manner may at least partially allow for the formation of other components such as thin film transistors adjacent to other components, and/or interconnect layers adjacent to one or more thin film transistors, such as by reducing and/or eliminating electrical and/or chemical effects of having components formed adjacent to one another. For example, effects including current leakage, parasitic capacitance, gas adsorption, oxidation, degradation of conductivity, degradation of mobility, device instability (e.g., threshold voltage shift), chemical reactions, interdiffusion and/or impurity penetration, as just a few examples. One or more of these effects may cause components to operate less than optimally, such as when formed proximate to other components and/or interconnects, for example.

Referring now to FIG. 1, there is illustrated a cross-sectional cutaway view of one embodiment 100 of a device having a passivation layer. Embodiment 100, here, comprises components 102 and 104, which may comprise thin film transistors, for example. Components 102 and 104 may be comprised of one or more materials and/or layers, and one or more additional layers may be formed on or over at least a portion of components 102 and 104, such as one or more dielectric layers and/or interconnects, for example, which may provide interconnection between components 102 and 104, and/or to one or more other components formed on the same layer or on or over subsequent layers, for example (not shown). In this embodiment, components 102 and 104 are formed on or over a substrate 106. Formed on or over substrate 106 is gate

dielectric layer 110, and one or more electrodes, such as gate electrode 108. Formed on or over at least a portion of the gate dielectric layer 110 are additional electrodes, such as source electrode 114 and drain electrode 112. Additionally, a channel layer 116 is formed on or over at least a portion of gate dielectric layer 110. A channel passivation layer 118 is formed on or over at least a portion of the channel layer 116. In this embodiment, channel passivation layer 118 is formed on or over a first surface of the channel layer 116, and the gate dielectric layer 110 is formed on a substantially opposing second surface of the channel layer 116, for example. However, claimed subject matter is not so limited, as will be explained in more detail later. An interlevel dielectric layer 120 is formed on or over at least a portion of one or more of the aforementioned layers and/or components. In this embodiment, another interlevel dielectric layer 122 is formed on or over at least a portion of interlevel dielectric layer 120, and, in this embodiment, may provide the capability to include an additional interconnect layer 126, such as by providing electrical and/or physical separation, but, in alternative embodiments, interlevel dielectric layer 122 may be included so as to allow the use of an additional layer comprising one or more additional thin film devices, for example. In this context, an interlevel dielectric layer may comprise a layer of one or more materials that may have dielectric properties, and may be formed such that other material layers may be at least partially physically and/or electrically separated from one another, such as one or more interconnect layers and/or thin film device layers, for example. However, continuing with this embodiment, one or more of the aforementioned layers and/or components may be coupled, such as electrically,

by use of one or more interconnects 124 and/or 126, and/or vias 128, such as by electrically coupling gate electrode 108 to gate dielectric layer 110, and/or electrically coupling drain and source electrodes 112 and 114 to channel layer 116, for example, although it is desirable to note that claimed subject matter is not so limited to the electrical coupling of the described components and/or layers. Additionally, it is noted, here and throughout this description that claimed subject matter is not limited to the foregoing layers and/or components being formed as illustrated in FIG. 1. For example, other layers may be included, such as between various layers, so that layers may be formed above one another rather than on one another, depending, for example, on the particular embodiment. In at least one embodiment, the portion of an electronic device 100 may comprise a portion of a display device, such as a portion of a backplane of an active-matrix liquid crystal display (AMLCD) device, or a portion of a smart package,, as just a few examples. Additionally, in this embodiment, the particular configuration of components 102 and 104 may be referred to as a bottom-gate configuration, meaning, in this context, that the gate electrode 108 is configured beneath the gate dielectric 110, i.e., configured on the surface of the gate dielectric layer 110 closest to the substrate 106. However, it is desirable to note that claimed subject matter is not limited to this configuration. For example, particular embodiments of claimed subject matter may also be utilized in a thin film transistor in other configurations, such as a top-gate configuration, in which the gate electrode 108 is configured above the gate dielectric 110, i.e., configured on or over the surface of the gate dielectric layer 110 furthest from the substrate 106, for example.

Although claimed subject matter is not limited to any particular material and/or combination of materials to form one or more of the layers and/or components illustrated in FIG. 1, in at least one embodiment, substrate 106 may comprise a substrate of glass, plastic, and/or metal, as just a few examples, and may additionally comprise any combination of materials including silicon, silicon dioxide, one or more organic substrate materials, such as polyimide (PI), including Kapton[®], polyethylene terephthalate (PET), polyethersulfone (PES), acrylic, polycarbonate (PC), and/or polyethylenenaphthalate (PEN), but it is desirable to note that claimed subject matter is not limited in this respect, and may comprise any material suitable for use as a substrate, such as any material exhibiting properties suitable for application as a substrate in an electronic device, for example. Gate dielectric layer 110 may comprise a layer substantially comprising dielectric material, and may comprise organic and/or inorganic material, for example. In at least one embodiment, gate 108 may comprise zirconium oxide, titanium oxide, tantalum oxide, yttrium oxide, lanthanum oxide, silicon oxide, aluminum oxide, hafnium oxide, barium zirconate titanate, barium strontium titanate, silicon nitride, and/or silicon oxynitride, as just a few examples. Additionally, electrodes 108, 112 and/or 114 may be comprised of one or more types of materials, such as indium tin oxide; other doped oxide semiconductors such as n-type doped zinc oxide, indium oxide, or tin oxide, and/or metals such as Al, Ag, In, Sn, Zn, Ti, Mo, Au, Pd, Pt, Cu, W, and/or Ni, as just a few examples.

Continuing with this embodiment, channel layer 116 may be comprised of one or more semiconductive materials, including, for example, oxide semiconductors, such as zinc oxide, cadmium oxide, indium oxide, gallium oxide, tin oxide, silver oxide, copper oxide, germanium oxide, lead oxide and/or antimony oxide, and/or oxides having two or more cations, such as two or more cations selected from among the aforementioned binary oxides, for example. Additionally, channel passivation layer 118 may be comprised of one or more materials capable of providing passivation of one or more of the layers described, for example. In one embodiment, channel passivation layer may comprise a dielectric material, such as a wide-bandgap dielectric material, for example, including oxides and/or nitrides of the following materials: silicon, germanium, aluminum, gallium, zirconium, tantalum, such as SiO_x , SiN_x , SiO_xN_y , GeO_x , AlO_x , GaO_x , SbO_x , ZrO_x , HfO_x , TaO_x ; also including materials such as SiO_xC_y , YO_x , VO_x , MgO_x , MgF_x , CaO_x , CaF_x , BaO_x , BaF_x , SrO_x , and/or SrF_x , for example. However, claimed subject matter is not limited in this respect. Wide-bandgap dielectric materials, in this context, may comprise materials that exhibit properties that may be desirable, including on-resistance, efficiency, thermal stability, and/or reliability, as compared to silicon based materials, as just an example, although, again, claimed subject matter is not so limited.

Additionally, interlevel dielectric layers 120 and/or 122 may be comprised of one or more dielectric materials, such as silicon oxides, nitrides, or oxynitrides; aluminum oxides; spin-on glasses; and various other inorganic or organic low-k dielectric materials such as polyimide, for example. In one

particular embodiment, interlevel dielectric layer may be comprised of substantially the same material or combination of materials as channel passivation layer 118, for example, and, in this embodiment, may be formed from a single process, for example, explained in more detail later. Interlevel dielectric layer 122 may additionally be comprised of one or more dielectric materials, such as one or more of the aforementioned materials, for example. Interconnects 124, 126 and/or vias 128 may be comprised of one or more materials, such as indium tin oxide, or metals such as Al, Ag, In, Sn, Zn, Ti, Mo, Au, Pd, Pt, Cu, Ni, although, again, claimed subject matter is not limited in this respect. For example, in one exemplary embodiment, a thin film transistor, such as a thin film transistor 102, for example, may be formed on or over a substrate of silicon, and may be formed to have a gate electrode substantially comprising doped silicon, for example. The thin film transistor may further comprise a gate dielectric layer formed on or over at least a portion of the substrate, and substantially comprising silicon dioxide, and formed to a thickness of approximately 100 nanometers (nm), and may additionally comprise a channel formed on or over at least a portion of the gate dielectric layer, wherein the channel may be comprised of zinc tin oxide, and may be formed to a thickness of approximately 80 nm, for example. One or more source and drain electrodes may be formed on or over at least a portion of the gate dielectric layer, and may be substantially comprised of indium tin oxide, and may be formed to a thickness within the range of approximately 300 nm. A passivation layer may be formed on or over at least a portion of the channel, for example, and may comprise a layer of silicon dioxide, formed to a thickness of approximately 100

nm, for example. One or more of the materials may be deposited by use of one or more deposition methods, such as thermal oxidation, sputtering, and/or thermal evaporation, for example. Of course, this is just one exemplary embodiment, and claimed subject matter is not limited in this respect. In this exemplary embodiment, the formed thin film transistor may have particular performance characteristics, and may display particular properties. For example, in this embodiment, the thin film transistor may, in operation, have demonstrate a field effect mobility within the range of approximately 25-30 $\text{cm}^2/\text{V s}$, and may have a turn-on or threshold voltage within the range of 0-5 V, as just an example. In this embodiment, this thin film transistor may demonstrate acceptable performance characteristics and may have similar performance characteristics of a thin film device not having a passivation layer, for example.

Formation of one or more layers of device 100 may comprise one or more processes, and/or numerous process operations, but claimed subject matter is not limited to any particular method of formation of one or more layers and/or components of device 100. Additionally, particular processes may depend at least in part on the particular materials utilized to form one or more portions of device 100. However, in at least one embodiment, one or more deposition and/or forming processes, such as one or more thermal evaporation, electron-beam evaporation, sputter deposition, screen printing, chemical vapor deposition (CVD), atomic layer deposition (ALD), pulsed laser deposition (PLD), electro-plating, electroless plating, inkjet printing, and/or spin coating deposition

processes may be utilized, and/or one or more patterning processes, for example, but again, claimed subject matter is not so limited. Particular methods of formation of the devices illustrated herein may be better understood when explained with reference to FIG. 2, below. Additionally, depending at least in part on the one or more materials utilized to form a device and/or the particular processes utilized, one or more post-deposition processes, such as one or more thermal, chemical and/or photochemical treatments may be utilized in the formation process, such as one or more annealing processes and/or ultraviolet (UV) curing processes, for example, although, again, claimed subject matter is not so limited. Although claimed subject matter is not so limited, in one particular embodiment, an electronic device, such as device 100, may be formed by use of one or more processes that may reduce and/or eliminate the use of one or more post-deposition processes, for example. In this embodiment, one or more evaporation and/or low power sputtering processes may be utilized, and this may result in a reduced and/or eliminated need for post-deposition processes such as thermal treatment, in at least one embodiment.

The device illustrated in FIG. 1 may be formed by use of a computer controlled formation system (not shown), which may be capable of providing material and/or post-deposition processing to at least a portion of one or more portions of device 100, such as one or more portions illustrated in FIG. 1. A formation system used to form one or more of the illustrated devices may, for example, comprise a deposition device (not shown), capable of disposing material on or over one or more layers. In at least one embodiment, a deposition

device may comprise an ejection device, which may comprise a jetting device, and may be configured to apply material, such as conductive, nonconductive and/or dielectric material to locations on or over a device, such as to form one or more portions of device 100, for example. Additionally, a formation system may comprise a post-deposition processing device, such as a laser capable of generating a laser beam at a frequency in the electromagnetic spectrum and having suitable energy to provide intense localized or "spot" heating, for example (not shown), although this is just one example, and claimed subject matter is not limited in this respect.

Referring now to FIG. 2, there is illustrated an embodiment of an electronic device, which may comprise one or more components, such as one or more of the components illustrated in FIG. 1, for example. Illustrated in FIG. 2 is device 130, which may comprise a portion of an LCD device, such as an AMLCD device, for example. Device 130 may be comprised of a plurality of display components 132, which may be further comprised of a plurality of components, such as thin film transistors, pixels and/or interconnects, for example. In this embodiment, display component 132 may be comprised of a thin film transistor 134, an interconnect layer 136, and a pixel layer 138, for example. Thin film transistor 134, in this embodiment, may comprise a plurality of electrodes 140, a channel layer 142, a dielectric layer 146, a substrate 148, and a passivation layer 144, for example, which may provide passivation between thin film transistor 134 and one or more other components, such as interconnect layer 136 and/or pixel layer 138, for example. One or more of the

aforementioned components may be comprised of one or more materials, and may be formed by one or more processes, but claimed subject matter is not limited in this respect. For example, one or more of the foregoing components may be formed from one or more of the materials and/or processes described in reference to FIG. 1, although, again, claimed subject matter is not so limited.

Referring now to FIG. 3, one embodiment of a technique for forming an electronic device comprising at least one passivation layer is illustrated by a flowchart, although, of course, claimed subject matter is not limited in scope in this respect. Such an embodiment may be employed to at least partially form a device, wherein the device comprises at least one component and the at least one component comprises at least one passivation layer, as described below. The flowchart illustrated in FIG. 3 may be used to form at least a portion of a device, such as device 100 of FIG. 1 and/or device 130 of FIG. 2, for example, although claimed subject matter is not limited in this respect. Likewise, the order in which the blocks are presented does not necessarily limit claimed subject matter to any particular order. Additionally, intervening blocks not shown may be employed without departing from the scope of claimed subject matter.

Flowchart 150 depicted in FIG. 3 may, in alternative embodiments, be at least partially implemented in hardware and software and/or firmware, such as the aforementioned computer controlled formation system, for example, and may comprise discrete and/or continual operations. In this embodiment, at block

152, one or more materials may be disposed on or over at least a portion of a component, such as to form one or more layers, such as one or more layers illustrated as part of device 100 of FIG. 1 and/or device 130 of FIG. 2, for example. At block 154, a post-deposition process, such as a thermal treating operation may be performed on at least a portion of one or more layers, such as the layer formed at block 152, for example, although in alternative embodiments, no post-deposition processes may be performed, for example. At block 156, one or more additional materials may be disposed, such as to form one or more additional layers of a component, and/or one or more layers of additional components, such as one or more layers of device 100, for example. In at least one embodiment, one or more of the aforementioned operations may be repeated, such as in a substantially continuous manner, for example, until one or more components are substantially formed. At block 158, one or more components may be coupled, such as to form a device, such as a portion of a device such as device 100, for example. One or more of the aforementioned operations may be repeated, such as to form additional components, such as one or more additional thin film devices and/or circuitry comprising a plurality of thin film devices is substantially formed, for example.

An at least partially formed electronic device, such as a device comprising one or more thin film transistors, in at least one embodiment, may be formed from one or more of the aforementioned operations, but claimed subject matter is not limited to any particular method of formation of one or more layers of one or more thin film transistors. However, in one embodiment, a substrate,

such as a substrate of glass and/or plastic, for example, may be provided, and one or more deposition processes, such as one or more thermal evaporation, electron-beam evaporation, sputter deposition, chemical vapor deposition (CVD), atomic layer deposition (ALD), electro-plating, electroless plating, inkjet printing, screen printing, and/or spin coating deposition processes may be utilized to form one or more material layers, such as one or more layers illustrated in FIG. 1, for example. One or more of these processes may be repeated, such as to form one or more additional material layers, for example, resulting in the formation of a component, such as a thin film transistor, in at least one embodiment. Additionally, one or more of these processes may be utilized to couple one or more components, such as two or more thin film transistors, which may result in the formation of at least a portion of an electronic device, for example. However, claimed subject matter is not limited to any particular method or combination of methods to form a device having at least one passivation layer, for example.

At block 152, depositing one or more materials may comprise selectively applying one or more materials on or over one or more portions of one or more material layers, such as a substrate, for example. In at least one embodiment, one or more conductive, nonconductive and/or dielectric materials may be applied on or over at least a portion of a layer, for example, resulting in the formation of at least a portion of one or more material layers, in at least one embodiment. In this embodiment, one or more portions of a component may be formed, such as one or more electrodes, dielectric layers, channels, and/or

interconnects, for example. Although numerous differing devices and/or operations may be utilized to deposit one or more materials, in at least one embodiment, one or more thermal evaporation operations may be utilized to form one or more layers. Alternatively, one or more electron-beam evaporation, sputter deposition, chemical vapor deposition (CVD), atomic layer deposition (ALD), electro-plating, electroless plating, inkjet printing, screen printing, and/or spin coating deposition operations may be utilized to form one or more material layers. For example, in at least one embodiment, a passivation layer may be formed on or over at least a portion of a thin film device, such as illustrated in FIGs. 1 and/or 2. In this embodiment, a passivation layer may be formed from one or more of the aforementioned deposition processes, and may be formed from one or more materials that may be capable of at least partially providing passivation capabilities, such as described in reference to FIGs 1 and/or 2, for example.

At block 154, one or more post-deposition processes may be performed on one or more portions of one or more layers, such as to at least a portion of the one or more materials deposited at block 152, for example. Although numerous types and/or methods of post-deposition processing exist, including thermal, chemical and/or photochemical processes, and claimed subject matter is not so limited, in one embodiment, one or more annealing operations may be performed. In one embodiment, one or more lasers may be utilized to apply electromagnetic radiation to the one or more materials applied at block 152, which may result in at least a portion of the material being altered, such as

physically and/or chemically, such as by annealing, for example. Alternatively, no post-deposition processes may be performed, and, again, utilization of one or more post-deposition processes may depend at least in part on the one or more materials being deposited, and/or the particular device being formed, for example. For example, in one embodiment, wherein a material substantially comprising silicon oxide may be deposited by one or more deposition processes, such as by CVD, for example. In this embodiment, a laser device may apply electromagnetic radiation to at least a portion of the deposited material, such as to elevate the temperature of at least a portion of the material at least to a temperature wherein at least a portion of the material and/or an interface between the material and the material of a second, or adjacent, material layer may be modified, for example. However, claimed subject matter is not so limited, as stated previously. Conversely, if a material or combination of materials are deposited by one or more deposition processes such as evaporation and/or low power sputtering, one or more post-deposition processes may not be performed, for example.

At block 156, depositing one or more materials may comprise selectively depositing one or more materials on or over one or more portions of one or more material layers, such as on or over at least a portion of the one or more material deposited at block 152, for example. In at least one embodiment, one or more conductive, nonconductive and/or dielectric materials may be applied on or over at least a portion of a layer, for example, resulting in the formation of at least a portion of one or more material layers, in at least one embodiment. In

this embodiment, one or more portions of a component may be formed, such as one or more electrodes, dielectric layers, channels, and or interconnects, for example. Although numerous differing devices and/or operations may be utilized to deposit one or more materials, in at least one embodiment, one or more thermal evaporation operations may be utilized to form one or more layers. Alternatively, one or more electron-beam evaporation, sputter deposition, chemical vapor deposition (CVD), atomic layer deposition (ALD), electro-plating, electroless plating, inkjet printing, screen printing, and/or spin coating deposition operations may be utilized to form one or more material layers. For example, wherein a passivation layer may be substantially formed at block 152, a material layer substantially comprising a dielectric layer may be formed, such as dielectric layers 120 and/or 122 of FIG. 1. In one embodiment, wherein a passivation layer may be formed at block 152, and wherein the passivation layer is formed adjacent to a dielectric layer comprising substantially the same material as the passivation layer, at block 152 the passivation layer and dielectric layer may be substantially formed from a single deposition operation, for example. In this embodiment, at block 156, after formation of the passivation layer and first dielectric layer from a single deposition operation, a second dielectric layer may be formed on or over at least a portion of the first dielectric layer, similarly to dielectric layer 122 of FIG. 1, for example. However, claimed subject matter is not limited in this respect.

At block 158, one or more components formed by use of one or more of the foregoing operations may be coupled, such as electrically by use of one or

more interconnects and/or vias, for example, such as interconnects 124 and/or 126, and/or vias 128 as illustrated in FIG. 1, for example. In one embodiment, circuitry may be formed, wherein the circuitry comprises one or more components comprised of one or more material layers, for example. In this embodiment, for example, circuitry substantially comprising an electronic device, such as an LCD device backplane or a smart package, for example, may be formed by use of one or more of the aforementioned operations, for example, such as device 130 of FIG. 2, however, claimed subject matter is not so limited.

It is, of course, now appreciated, based at least in part on the foregoing disclosure, that a combination of hardware and software and/or firmware may be produced capable of performing a variety of operations, including one or more of the foregoing operations, which may be implemented in a system suitable for forming a device having a passivation layer, as described previously. It will additionally be understood that, although particular embodiments have just been described, claimed subject matter is not limited in scope to a particular embodiment or implementation. For example, a system capable of implementing one or more of the foregoing operations described in reference to FIG. 3 may comprise hardware, such as implemented to operate on a device or combination of devices as previously described, for example, whereas another embodiment may be in software and hardware, for example. Likewise, an embodiment of a system capable of implementing one or more of the abovementioned operations may be implemented in firmware, or as any

combination of hardware, software, and/or firmware, for example. Additionally, all or a portion of one embodiment may be implemented to operate at least partially in one device, such as an ejection device, a laser device, a display, a computing device, a set top box, a cell phone, and/or a personal digital assistant (PDA), for example. Likewise, although claimed subject matter is not limited in scope in this respect, one embodiment may comprise one or more articles, such as a storage medium or storage media. This storage media, such as, one or more CD-ROMs and/or disks, for example, may have stored thereon instructions, that when executed by a system, such as a computer system, computing platform, a set top box, a cell phone, and/or a personal digital assistant (PDA), and/or other system, for example, may result in an embodiment of a method in accordance with claimed subject matter being executed, such as one of the embodiments previously described, for example. As one potential example, a computing platform may include one or more processing units or processors, one or more input/output devices, such as a display, a keyboard and/or a mouse, and/or one or more memories, such as static random access memory, dynamic random access memory, flash memory, and/or a hard drive, although, again, claimed subject matter is not limited in scope to this example.

In the preceding description, various aspects of claimed subject matter have been described. For purposes of explanation, specific numbers, systems and/or configurations were set forth to provide a thorough understanding of claimed subject matter. However, it should be apparent to one skilled in the art having the benefit of this disclosure that claimed subject matter may be

practiced without the specific details. In other instances, well-known features were omitted and/or simplified so as not to obscure claimed subject matter. While certain features have been illustrated and/or described herein, many modifications, substitutions, changes and/or equivalents will now occur to those skilled in the art. It is, therefore, to be understood that the appended claims are intended to cover all such modifications and/or changes as fall within the true spirit of claimed subject matter.

What is claimed is:

CLAIMS

1. An apparatus (100), comprising:
 - at least one thin film transistor (TFT) (102,104) having:
 - a substrate(106);
 - a channel layer (116) disposed over at least a portion of the substrate(106), wherein said channel layer(116) comprises a semiconductive oxide, and wherein said channel layer comprises at least a first surface and a substantially opposing second surface;
 - a gate dielectric layer(110) disposed adjacent to said first surface of said channel layer(116);
 - a passivation layer(118) disposed adjacent to said second surface of said channel layer(116), wherein said passivation layer comprises one or more wide-bandgap dielectric materials.
2. The apparatus of claim 1, and further comprising:
 - one or more gate electrodes (108) formed over at least a portion of said substrate (106), wherein the gate electrode(108) is electrically coupled to said gate dielectric layer(110); and
 - one or more drain(112) and source(114) electrodes formed over at least a portion of said substrate(106), wherein said drain(112) and source(114) electrodes are electrically coupled to said channel layer(116).
3. The apparatus of claim 1, wherein said passivation layer(118) comprises one or more of: SiO_x , SiN_x , SiO_xN_y , SiO_xC_y , $\text{SiO}_x\text{C}_y\text{H}_z$, SiO_xF_y , GeO_x ,

AlO_x , GaO_x , SbO_x , ZrO_x , HfO_x , TaO_x , YO_x , VO_x , MgO_x , MgF_x , CaO_x , CaF_x , BaO_x , BaF_x , SrO_x , SrF_x , and/or one or more types of spin-on glass.

4. A method, comprising:

forming one or more thin film components(102,104), wherein at least a portion of one or more thin film components substantially comprises a gate dielectric layer(110), a channel layer(116) and a passivation layer(118), wherein said channel layer(116) substantially comprises a semiconductive oxide, and is formed substantially between at least a portion of the gate dielectric layer(110) and at least a portion of the passivation layer(118), wherein said passivation layer(118) substantially comprises one or more wide-bandgap dielectric materials; and

forming at least one circuit (100) from said one or more thin film components(102,104), wherein at least one circuit(100) comprises at least a portion of an electronic device(100).

5. The method of claim 4, wherein said passivation layer (118) substantially comprises one or more of: SiO_x , SiN_x , SiO_xN_y , SiO_xC_y , $\text{SiO}_x\text{C}_y\text{H}_z$, SiO_xF_y , GeO_x , AlO_x , GaO_x , SbO_x , ZrO_x , HfO_x , TaO_x , YO_x , VO_x , MgO_x , MgF_x , CaO_x , CaF_x , BaO_x , BaF_x , SrO_x , SrF_x , and/or one or more types of spin-on glass.

6. A device (130) formed substantially by a process comprising:

forming one or more thin film components(132), wherein at least a portion of one or more thin film components substantially comprises a gate dielectric layer(146), a channel layer(142) and a passivation layer(144), wherein said channel layer (142) substantially comprises a semiconductive oxide, and is formed substantially between at least a portion of the gate dielectric layer(146) and at least a portion of the passivation layer(144), wherein said passivation layer(144) substantially comprises one or more wide-bandgap dielectric materials; and

forming at least one circuit (130) from said one or more thin film components, wherein at least one circuit comprises at least a portion of an electronic device(130).

7. The device of claim 6, wherein said passivation layer(144) substantially comprises one or more of: SiO_x , SiN_x , SiO_xN_y , SiO_xC_y , $\text{SiO}_x\text{C}_y\text{H}_z$, SiO_xF_y , GeO_x , AlO_x , GaO_x , SbO_x , ZrO_x , HfO_x , TaO_x , YO_x , VO_x , MgO_x , MgF_x , CaO_x , CaF_x , BaO_x , BaF_x , SrO_x , SrF_x , and/or one or more types of spin-on glass.

8. A method, comprising:

a step for forming one or more thin film components(132), wherein at least a portion of one or more thin film components substantially comprises a gate dielectric layer(146), a channel layer(142) and a passivation layer(144), wherein said channel layer (142) substantially comprises a semiconductive oxide, and is formed substantially between at least a portion of the gate dielectric layer(146) and at least a portion of the passivation layer(144), wherein

said passivation layer(144) substantially comprises one or more wide-bandgap dielectric materials; and

a step for forming at least one circuit (130) from said one or more thin film components, wherein at least one circuit comprises at least a portion of an electronic device(130).

9. The method of claim 8, wherein said channel layer (142) substantially comprises one or more of: zinc oxide, cadmium oxide, indium oxide, gallium oxide, tin oxide, silver oxide, copper oxide, germanium oxide, lead oxide and/or antimony oxide.

10. The method of claim 8, wherein said passivation layer(144) substantially comprises one or more of: SiO_x , SiN_x , SiO_xN_y , SiO_xC_y , $\text{SiO}_x\text{C}_y\text{H}_z$, SiO_xF_y , GeO_x , AlO_x , GaO_x , SbO_x , ZrO_x , HfO_x , TaO_x , YO_x , VO_x , MgO_x , MgF_x , CaO_x , CaF_x , BaO_x , BaF_x , SrO_x , SrF_x , and/or one or more types of spin-on glass.




FIG. 1




FIG.2




FIG.3

INTERNATIONAL SEARCH REPORT

International Application No
PCT/US2005/030777

<p>A. CLASSIFICATION OF SUBJECT MATTER H01L29/786 H01L21/336</p> <p>According to International Patent Classification (IPC) or to both national classification and IPC</p>											
<p>B. FIELDS SEARCHED</p> <p>Minimum documentation searched (classification system followed by classification symbols) H01L</p> <p>Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched</p> <p>Electronic data base consulted during the international search (name of data base and, where practical, search terms used) EPO-Internal, PAJ, INSPEC, COMPENDEX, WPI Data</p>											
<p>C. DOCUMENTS CONSIDERED TO BE RELEVANT</p> <table border="1"> <thead> <tr> <th>Category *</th> <th>Citation of document, with indication, where appropriate, of the relevant passages</th> <th>Relevant to claim No.</th> </tr> </thead> <tbody> <tr> <td>X</td> <td>US 2003/047785 A1 (KAWASAKI MASASHI ET AL) 13 March 2003 (2003-03-13) column 5, line 20 - line 37 column 6, line 53 - line 59 column 8, line 66 - column 9, line 17; figures 1,2,5-7</td> <td>1-10</td> </tr> <tr> <td>X</td> <td>EP 1 134 811 A (JAPAN SCIENCE AND TECHNOLOGY CORPORATION; JAPAN SCIENCE AND TECHNOLOGY) 19 September 2001 (2001-09-19) column 7, paragraph 34 - paragraph 36; figure 5</td> <td>1-10</td> </tr> </tbody> </table>			Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.	X	US 2003/047785 A1 (KAWASAKI MASASHI ET AL) 13 March 2003 (2003-03-13) column 5, line 20 - line 37 column 6, line 53 - line 59 column 8, line 66 - column 9, line 17; figures 1,2,5-7	1-10	X	EP 1 134 811 A (JAPAN SCIENCE AND TECHNOLOGY CORPORATION; JAPAN SCIENCE AND TECHNOLOGY) 19 September 2001 (2001-09-19) column 7, paragraph 34 - paragraph 36; figure 5	1-10
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.									
X	US 2003/047785 A1 (KAWASAKI MASASHI ET AL) 13 March 2003 (2003-03-13) column 5, line 20 - line 37 column 6, line 53 - line 59 column 8, line 66 - column 9, line 17; figures 1,2,5-7	1-10									
X	EP 1 134 811 A (JAPAN SCIENCE AND TECHNOLOGY CORPORATION; JAPAN SCIENCE AND TECHNOLOGY) 19 September 2001 (2001-09-19) column 7, paragraph 34 - paragraph 36; figure 5	1-10									
<p><input checked="" type="checkbox"/> Further documents are listed in the continuation of box C. <input checked="" type="checkbox"/> Patent family members are listed in annex.</p>											
<p>° Special categories of cited documents :</p> <p>*A* document defining the general state of the art which is not considered to be of particular relevance</p> <p>*E* earlier document but published on or after the international filing date</p> <p>*L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>*O* document referring to an oral disclosure, use, exhibition or other means</p> <p>*P* document published prior to the international filing date but later than the priority date claimed</p> <p>*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>*X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</p> <p>*Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>*&* document member of the same patent family</p>											
<p>Date of the actual completion of the international search</p> <p>3 January 2006</p>		<p>Date of mailing of the international search report</p> <p>12/01/2006</p>									
<p>Name and mailing address of the ISA</p> <p>European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016</p>		<p>Authorized officer</p> <p>Hoffmann, N</p>									

INTERNATIONAL SEARCH REPORT

International Application No
PCT/US2005/030777

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	HOFFMAN R L ET AL: "ZnO-based transparent thin-film transistors" APPLIED PHYSICS LETTERS, AIP, AMERICAN INSTITUTE OF PHYSICS, MELVILLE, NY, US, vol. 82, no. 5, 3 February 2003 (2003-02-03), pages 733-735, XP012034693 ISSN: 0003-6951 figure 1	1-10
Y	PATENT ABSTRACTS OF JAPAN vol. 2000, no. 21, 3 August 2001 (2001-08-03) -& JP 2001 119029 A (FUJITSU LTD), 27 April 2001 (2001-04-27) abstract	1-10
P,Y	-& US 6 855 954 B1 (ZHANG HONG YONG) 15 February 2005 (2005-02-15) column 1, line 13 - line 29	1-10
A	US 6 566 174 B1 (TAKECHI KAZUSHIGE ET AL) 20 May 2003 (2003-05-20) column 3, line 39 - line 60	1-10
P,X, L	EP 1 508 832 A (HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P) 23 February 2005 (2005-02-23) column 7, paragraph 34 - column 10, paragraph 43; figure 3	1-10

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US2005/030777

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2003047785	A1	13-03-2003	CN 1405898 A 26-03-2003
			JP 2003086808 A 20-03-2003
			TW 552718 B 11-09-2003
EP 1134811	A	19-09-2001	WO 0030183 A1 25-05-2000
			JP 3276930 B2 22-04-2002
			JP 2000150900 A 30-05-2000
			TW 468268 B 11-12-2001
			US 6727522 B1 27-04-2004
JP 2001119029	A	27-04-2001	TW 594113 B 21-06-2004
			US 6855954 B1 15-02-2005
US 6855954	B1	15-02-2005	JP 2001119029 A 27-04-2001
			TW 594113 B 21-06-2004
US 6566174	B1	20-05-2003	NONE
EP 1508832	A	23-02-2005	CN 1584954 A 23-02-2005
			JP 2005062888 A 10-03-2005
			US 2005224804 A1 13-10-2005
			US 2005043013 A1 24-02-2005