



US00D701498S

(12) **United States Design Patent**  
**Iida et al.**

(10) **Patent No.:** **US D701,498 S**

(45) **Date of Patent:** **\*\* \*Mar. 25, 2014**

(54) **ARM FOR WAFER TRANSPORTATION FOR MANUFACTURING SEMICONDUCTOR**

(75) Inventors: **Naruaki Iida, Koshi (JP); Hideki Kajiwara, Koshi (JP)**

(73) Assignee: **Tokyo Electron Limited, Minato-Ku (JP)**

(\* ) Notice: This patent is subject to a terminal disclaimer.

(\*\*) Term: **14 Years**

(21) Appl. No.: **29/414,723**

(22) Filed: **Mar. 2, 2012**

(30) **Foreign Application Priority Data**

Oct. 20, 2011 (JP) ..... 2011-024076

(51) **LOC (10) Cl.** ..... **13-03**

(52) **U.S. Cl.**  
USPC ..... **D13/182**

(58) **Field of Classification Search**  
USPC ..... D13/182; 118/500, 725, 728, 729;  
294/103.1; 414/217, 222.01, 416.03,  
414/941

See application file for complete search history.

(56) **References Cited**

**U.S. PATENT DOCUMENTS**

6,167,322	A *	12/2000	Holbrooks	700/112
6,190,114	B1 *	2/2001	Ogawa et al.	414/744.5
6,216,883	B1 *	4/2001	Kobayashi et al.	211/41.18
6,293,749	B1 *	9/2001	Raaijmakers et al.	414/609
6,409,453	B1 *	6/2002	Brodine et al.	414/416.01
6,991,419	B2 *	1/2006	Kim	414/680
7,186,297	B2 *	3/2007	Asano	118/728

D559,805	S *	1/2008	Hosaka	D13/182
7,334,826	B2 *	2/2008	Woodruff et al.	294/103.1
D589,474	S *	3/2009	Ogasawara et al.	D13/182
D589,912	S *	4/2009	Ogasawara et al.	D13/182
7,578,649	B2 *	8/2009	Caveney et al.	414/744.5
7,611,182	B2 *	11/2009	Kim et al.	294/103.1
D614,152	S *	4/2010	Lee et al.	D13/182
D673,923	S *	1/2013	Kajiwara	D13/182
D674,365	S *	1/2013	Kajiwara	D13/182
D674,366	S *	1/2013	Kajiwara	D13/182
D674,761	S *	1/2013	Iida et al.	D13/182
2001/0051088	A1 *	12/2001	Park et al.	414/416.03
2004/0070914	A1 *	4/2004	Ferreres	361/234
2007/0031222	A1 *	2/2007	Hosaka et al.	414/416.03

\* cited by examiner

*Primary Examiner* — Elizabeth J Oswecki

(74) *Attorney, Agent, or Firm* — Burr & Brown, PLLC

(57) **CLAIM**



The ornamental design for arm for wafer transportation for manufacturing semiconductor, as shown and described.

**DESCRIPTION**

FIG. 1 is perspective view of an arm for wafer transportation for manufacturing semiconductor showing our new design; FIG. 2 is a top plan view thereof; FIG. 3 is a bottom plan view thereof; FIG. 4 is a front view thereof; FIG. 5 is a rear view thereof; FIG. 6 is a left side view thereof, the right side view being a mirror image; FIG. 7 is an enlarged sectional view taken along line 7-7 of FIG. 2; and, FIG. 8 is an enlarged sectional view taken along line 8-8 of FIG. 2.

The broken lines shown in the drawings represent portions of the arm for wafer transportation for manufacturing semiconductor that form no part of the claimed design.

**1 Claim, 5 Drawing Sheets**






FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8