

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
15 April 2004 (15.04.2004)

PCT

(10) International Publication Number
WO 2004/032243 A1

(51) International Patent Classification⁷: H01L 29/78

Property & Standards, Cross Oak Lane, Redhill, Surrey RH1 5HA (GB). GROVER, Raymond, J. [GB/GB]; c/o Philips Intellectual Property & Standards, Cross Oak Lane, Redhill, Surrey RH1 5HA (GB).

(21) International Application Number:
PCT/IB2003/004138

(22) International Filing Date:
15 September 2003 (15.09.2003)

(74) Agent: TURNER, Richard, C.; Philips Intellectual Property & Standards, Cross Oak Lane, Redhill, Surrey RH1 5HA (GB).

(25) Filing Language: English

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(26) Publication Language: English

(30) Priority Data:
0223034.0 4 October 2002 (04.10.2002) GB
0229528.5 18 December 2002 (18.12.2002) GB

(71) Applicant (for all designated States except US): KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).


(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(72) Inventors; and

(75) Inventors/Applicants (for US only): KELLY, Brendan, P. [GB/GB]; c/o Philips Intellectual Property & Standards, Cross Oak Lane, Redhill, Surrey RH1 5HA (GB). PEAKE, Steven, T. [GB/GB]; c/o Philips Intellectual

[Continued on next page]

(54) Title: POWER SEMICONDUCTOR DEVICES



(57) Abstract: A vertical insulated gate field effect power transistor (3) has a plurality of parallel transistor cells (TC3) with a peripheral gate structure (G31, G32) at the boundary between each two transistor cells (TC3). The gate structure (G31, G32) comprises first (G31) and second (G32) gates isolated from each other so as to be independently operable. The first gate (G31) is a trench-gate (21, 22), and the second gate (G32) has at least an insulated planar gate portion (13, 14). Simultaneous operation of the first (G31) and second (G32) gates forms a conduction channel (23c, 23b) between source (16) and drain (12) regions of the device (3). The device (3) has on-state resistance approaching that of a trench-gate device, better switching performance than a DMOS device, and a better safe operating area than a trench-gate device. The device (3) may be a high side power transistor in series with a low side power transistor (6) in a circuit arrangement (50) (Figure 14) for supplying a regulated output voltage. The device (3) may also be a switch in a circuit arrangement (60) (Figure 15) for supplying current to a load (L). These circuit arrangements (50, 60) include a terminal (V_{cc}, V_F) for applying a supplied fixed potential to an electrode (G311) for the first gates (G31) and a gate driver circuit (573, 673) for applying modulating potential to an electrode (G321) for the second gates (G32).

WO 2004/032243 A1



Published:

- *with international search report*
- *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

DESCRIPTION

POWER SEMICONDUCTOR DEVICES

5

The present invention relates to power semiconductor devices and to circuit arrangements including such devices.

Vertical insulated gate field effect power transistor semiconductor devices are known comprising a semiconductor body having an active area with a plurality of electrically parallel transistor cells, wherein each transistor cell has a source region and a drain region of a first conductivity type which are separated by a channel-accommodating body region of a second, opposite, conductivity type adjacent a peripheral insulated gate structure.

15 Two types of such known vertical insulated gate power transistor devices are shown in schematic cross-section view in Figures 1 and 2 of the accompanying drawings.

Referring now to Figure 1, there is shown a known double-diffused metal-oxide-semiconductor (DMOS) form of vertical MOSFET power transistor semiconductor device 1. The device 1 comprises a monocrystalline silicon semiconductor body 10 having a top major surface 10a opposed to a bottom major surface 10b. The semiconductor body 10 comprises a relatively highly doped substrate 11 of a first conductivity type, n+ conductivity type in this example, which forms the drain region of the MOSFET. A relatively lowly doped semiconductor region 12 of the first conductivity type (n-conductivity type in this example) forms a drain drift region of the MOSFET.

The device 1 has an active area with a large number of electrically parallel transistor cells sharing the common drain region 11. Figure 1 shows the lateral extent, that is the cell pitch, of one complete transistor cell TC1 and part of an adjacent transistor cell at either side of the cell TC1. Two sections are shown of a peripheral insulated gate structure G1 located on the top major surface 10a at the boundary between each two adjacent transistor cells. The

30

- 2 -

gate structure G1 has a planar gate insulation layer 13 on the top major surface 10a with gate conductive material 14 thereon, the layer 13 and material 14 extending laterally inwards from the periphery of the cell TC1.

The drain drift region 11 extends to the top major surface 10a at a peripheral region 12a of adjacent transistor cells. Between the drain drift regions 12a of each transistor cell there is a double diffused structure consisting of a body region 15 of a second, opposite, conductivity type (p conductivity type in this example) and a source region 16 of the first conductivity type (n+ conductivity type in this example). Thus the source region 16 and the drain drift region 12a are separated by the body region 15, which is a channel-accommodating region, adjacent the lateral planar insulated gate 13, 14 of the peripheral gate structure G1. This enables a lateral conduction channel 15a to be formed in the body portion 15 when suitable gate potential is applied to the gate material 14 in the on-state of the device 1, whereby current flows in a path in each transistor cell from the source region 16 laterally through the conduction channel 15a into the peripheral drain drift region 12a and then vertically through the drain drift regions 12a and 12 to the drain region 11.

An insulating region 17 is provided over the gate structure G1. Source metallisation 18 contacting all of the source regions 16 is provided on the first major surface 10a over the insulating region 17 to provide a source electrode S. Although not shown, electrical connection to the insulated gate structure G1 is provided by formation of one or more windows through the insulating region 17 to expose part of the gate conductive layer 14 and patterning of the source metallisation to provide a separate gate electrode. A metallisation layer 19 forms an ohmic contact with the drain region 11 so as to provide a drain electrode D.

Referring now to Figure 2, there is shown a known trench-gate form of vertical MOSFET power transistor semiconductor device 2. The device 2 comprises a semiconductor body 10 with top and bottom major surfaces 10a, 10b, a first conductivity type drain region 11 and a first conductivity type drain drift region 12 in like manner to the device 1 of Figure 1, except that the drain

drift region 12 does not extend to the surface 10a.

Figure 2 shows the lateral extent (the cell pitch) of one complete transistor cell TC2 and part of an adjacent transistor cell at either side of the cell TC2. Two sections are shown of a peripheral insulated gate structure G2
5 located in a trench 20 at the boundary between each two adjacent transistor cells. The trench-gate structure G2 extends vertically through a channel-accommodating second, opposite, conductivity type body region 23 into the drain drift region 12, and has an insulation layer 21 at the vertical and bottom
10 walls of the trench 20 and gate conductive material 22 in the trench 20 within the layer 21. A source region 24, of the first conductivity type, is present in each transistor cell under the top major surface 10a and adjacent the trench-gate 21,22. Thus the source region 24 and the drain drift region 12 are separated by the channel-accommodating body region 23 adjacent the trench-gate 21, 22 provided by the peripheral insulated gate structure G2. This
15 enables a vertical conduction channel 23a to be formed in the body portion 23 when a suitable gate potential is applied to the gate material 22 in the on-state of the device 2, whereby current flows in a path in each transistor cell from the source region 24 vertically through the conduction channel 23a to the drain drift region 12.

20 An insulating region 25 is provided over the gate structure G2. Source metallisation 18 contacting all of the source regions 24 is provided on the first major surface 10a over the insulating region 25 to provide a source electrode S. Although not shown, electrical connection to the insulated gate structure G2 is provided by extending the insulating layer 21 from the trenches 20 on to the
25 top surface 10a of the semiconductor body 10 in an inactive area outside the active transistor cell area and extending the gate material 22 on to this top surface insulating layer where it is contacted by metallisation to provide a gate electrode. A metallisation layer 19 forms an ohmic contact with the drain region 11 so as to provide a drain electrode D.

30 A desirable property of power transistors is to have a low on-state resistance. Considering the two known power transistor devices just described with reference to Figures 1 and 2, it is known that when both these device

- 4 -

structures are used for low and medium voltage power transistors, that is with a drain-source breakdown voltage of up to about 200 volts, the on-state resistance of the device is to a large extent dependent on the sum total of the conducting channel peripheries. Thus for a given size of the device, that is a given active transistor cell area, a larger number of transistor cells in that active area leads to a lower on-state resistance. A limitation in this respect for the DMOS device of Figure 1 is that if the transistor cells are packed too close together by reducing the lateral extent of the peripheral drain drift region 12a then the "Junction-FET" effect in this region will constrict the vertical current flow path down to the drain 11. The trench-gate device of Figure 2 does not have this "Junction-FET" limitation, so that for a given size of device the trench-gate structure can have more transistor cells and a lower on-state resistance. This is illustrated by showing the cell pitch TC2 in Figure 2 to be smaller than the cell pitch TC1 in Figure 1.

Another desirable property for power transistors is to have good switching performance, that is fast switching and low switching losses when the device is turned on and turned off. This is particularly important where the power transistor is to be used in the output stage of a power supply, for example a voltage regulation module (VRM), where it is continuously turned on and off at very high frequency. When a DMOS device according to Figure 1 is compared with a trench-gate device according to Figure 2, it is known that for the case where the two devices have the same on-state resistance, the DMOS device generally exhibits faster switching and lower switching losses than the trench-gate device. This derives from the geometry of the two devices wherein the depletion width through the drain drift region 12a and 12 below the gate electrode 14 in the DMOS device of Figure 1 is much greater than the depletion width through the drain drift region 12 below the gate electrode 22 in the trench-gate device of Figure 2. That is to say the structures are such that the depletion under the gate electrode 14 forced by the junctions with the body region 15 for the DMOS device reaches further than the depletion under the gate electrode 22 forced by the junctions with the body region 23 for the trench-gate device. Since the component of the gate-drain capacitance C_{gd}

due to depletion is inversely proportional to the depletion width then the component of C_{gd} due to depletion at high drain voltage is lower for the DMOS device than for the trench-gate device. This contributes to a rapid fall in the drain voltage V_{ds} as the device turns on because $dV/dt = I_g/C_{gd}$ where I_g is constant. Thus the contribution to switching losses that occurs due to the rate of change of the drain voltage at turn on and turn off is less for the DMOS device than for the trench-gate device. An alternative way to visualise the rate of change of drain voltage at turn on and turn off for the DMOS device is to consider the "divD" effect. That is, the equipotentials are such that they "direct" the discharge current into the body rather than capacitively into the gate electrode. This means for a given rate of dV/dt the proportion of discharge current going into the gate electrode becomes smaller and for a given gate current the dV/dt is faster. Thus the discharging current component of C_{gd} is reduced.

Another desirable property for power transistors is to have good transfer characteristics for amplification or current regulation while the device is in the partially turned on, that is the controlling, state. This is particularly important in applications where the power transistor is to be used to supply and regulate current, when required, to a load, such as a lamp, solenoid or motor, when it is high side connected via the source electrode to the load or low side connected via the drain electrode to the load. In these applications the on-state resistance is still of major importance and, as discussed above, this is inherently less for a trench-gate device according to Figure 2 than for a DMOS device according to Figure 1. However, when the power transistor is used for current supply when required rather than in a high frequency switching application, the performance during the partially turned on state assumes greater importance than the switching performance.

It is of particular concern in these current supply and regulation modes that the device should have a good safe operating area. In this respect a trench-gate device according to Figure 2 suffers from short channel effects and from current crowding, which limit its safe operating area, to a greater extent than a DMOS device according to Figure 1. This is explained below.

- 6 -

The term "short channel effects" usually refers to the effective reduction in the channel length (as available through the conductive body region) as the body region depletes back in response to increasing drain potential. The effective shortening of the channel increases the output current for a constant gate voltage, in response to higher drain voltages. A trench-gate device according to Figure 2 is particularly prone to short channel effects because the electric field from the drain drift region 12 is perpendicular to the direction of the channel 23a and acts directly to deplete the body region 23 upwards and so shorten the effective channel. By contrast in a DMOS device according to Figure 1, the opposing body regions 15 work together to deplete the drain drift region 12a between them while the drain field is applied underneath the body 15 and parallel to the channel 15a so it has less influence on effective channel length. Also, for the trench-gate device according to Figure 2, local processing variations, especially trench-etch depth and planarisation of the conductive gate 22, cause built in variations in channel length. In this case, transistor cells or regions of cells with shorter gates will experience a more pronounced increase in current with increasing drain voltage. This compromises the safe operating region of the device because the short channel effects can cause or exacerbate current crowding (where locally increased current density leads to locally increased temperature which in turn can lead to further increase in local current density) depending on the region of operation. For example, a trench-gate device with a low applied gate-source voltage, typically less than about 3 volts, as used in current regulation, usually has a negative temperature coefficient of resistance and may therefore be prone to current crowding.

An object of the present invention is to provide a vertical power transistor semiconductor device which has a structure different from the known DMOS and trench-gate structures discussed above and which has an improved combination of the properties discussed above compared with either of the known DMOS and trench-gate structures.

According to the present invention, there is provided an insulated gate power transistor semiconductor device comprising a semiconductor body having an active area with a plurality of electrically parallel transistor cells,

wherein each transistor cell has a source region and a drain region of a first conductivity type which are separated by a channel-accommodating body region adjacent an insulated gate structure, said peripheral gate structure comprising first and second gates isolated from each other so as to be independently operable, the first gate being an insulated trench-gate adjacent the body region enabling a first, vertical, channel portion to be formed in said body portion when gate potential is applied to the first gate, the second gate having at least an insulated planar gate portion on a top major surface of the semiconductor body adjacent the body region enabling a second, at least partly lateral, channel portion to be formed in said body portion when gate potential is applied to the second gate, such that simultaneous operation of the first and second gates combines the first and second channel portions to form a conduction channel between the source and drain regions.

First and second examples of a device structure within the scope of claim 1 are respectively defined in claims 2 and 3.

It is acknowledged that United States Patent No. 6,303,410B1 (Baliga) discloses a method of making a power semiconductor device including a T-shaped gate electrode which has a vertical portion extending in a trench below a semiconductor substrate top surface and lateral portions extending above that top surface. In a first embodiment the drain drift region extends to the top surface between the channel-accommodating p-base region and the trench. In a second embodiment the p-base region extends to the vertical side of the trench such that in operation a continuous conduction channel is formed having a lateral portion under the lateral portion of the gate and a vertical portion adjacent the vertical portion of the gate. The method and the resulting gate structure are intended to overcome prior art problems concerning methods of planarising the top surface of trench gate electrodes. The gate structure disclosed is a single gate, and not an at least partly planar gate and a trench gate which are isolated from each other as in the device structure of the present invention.

The device as defined above in accordance with the present invention is a dual-gate device which has an on-resistance which is lower than for a

DMOS device and which approaches that of a trench-gate device. The dual-gate device according to the present invention also has much lower power losses at turn on and turn off when compared with a DMOS device. The dual-gate device according to the present invention also has improved transfer characteristics for amplification or current regulation when compared with a trench-gate device.

It is acknowledged that dual gate MOSFETs are known per se, however only with two similar active regions with similar, lateral, gates. By contrast, the device in accordance with the present invention has advantages of combining the vertical gate technology of a trench-gate power transistor with the lateral gate technology of a DMOS vertical power transistor as will be explained in more detail below.

Preferred features of the device according to the present invention are defined in claims 2 to 4.

A circuit arrangement according to the present invention which includes a power transistor semiconductor device is defined in claims 5 to 10. In particular, claim 7 defines a preferred circuit arrangement for supplying a regulated voltage to an output, and claims 8 to 10 define preferred circuit arrangements for supplying current to a load.

The present invention will now be described in detail with reference to the accompanying drawings, in which:

Figure 1 shows a cross-section view of a known DMOS vertical power transistor device as has been described above;

Figure 2 shows a cross-section view of a known trench-gate vertical power transistor device as has been described above;

Figures 3 and 4 respectively show a cross-section view and a plan view of a first example of a dual gate vertical power transistor device according to the present invention, the cross-section of Figure 3 being along the line III-III of Figure 4;

Figures 5, 6, 7, 8, and 9 show the simulated performance of a device having the structure according to Figure 3 compared with a known DMOS

device having the structure according to Figure 1 respectively demonstrating on-state resistance (Figure 5), turn-on switching speed (Figure 7), 'Miller' feedback capacitance C_{gd} (Figure 8), and turn-on switching power loss (Figure 9);

5 Figures 10, 11 and 12 show cross-sectional views of part of a semiconductor body to illustrate steps in one method of manufacturing a device as shown in Figures 3 and 4;

 Figure 13 shows a cross-section view of a second example of a dual gate vertical power transistor device according to the present invention;

10 Figure 14 shows a voltage regulation module circuit arrangement including a dual-gate device, having the structure of Figure 3, connected as a high side power transistor in series with a low side power transistor via a switch node; and

 Figure 15 shows a circuit arrangement including a dual-gate device, having the structure of Figure 3, connected as a low side switch for supplying
15 current to a load and including a protection circuit.

 It should be noted that Figures 1 to 4, Figures 10 to 12, and Figure 13 are diagrammatic and not drawn to scale. Relative dimensions and proportions of these Figures have been shown exaggerated or reduced in size, for the
20 sake of clarity and convenience in the Drawings.

 Referring now to Figures 3 and 4, there is shown a first example of a vertical insulated gate field effect power transistor semiconductor device 3 in accordance with the invention. The device 3 comprises a monocrystalline
25 silicon semiconductor body 10 having a top major surface 10a opposed to a bottom major surface 10b. The semiconductor body 10 comprises a relatively highly doped substrate 11 of a first conductivity type, n+ conductivity type in this example, which forms the drain region of the device 3. A relatively lowly doped semiconductor region 12 of the first conductivity type, n- conductivity
30 type in this example, forms a drain drift region of the device 3. A region 23 which is of a second, opposite, conductivity type, p conductivity in this example, extends between the top surface 10a and the drain drift region 12

- 10 -

and provides a channel-accommodating body region 23.

The device 3 has an active area with a large number of electrically parallel transistor cells sharing the common drain region 11. Figure 3 shows the lateral extent, that is the cell pitch, of one complete transistor cell TC3 and part of an adjacent transistor cell at either side of the cell TC3. Two sections are shown of a peripheral insulated gate structure G31,32 located at the boundary between each two adjacent transistor cells. The peripheral gate structure G31,32 comprises a first gate G31 and a second gate G32 isolated from each other so as to be independently operable. At the cell boundary a trench 20 extends vertically through the body region 23 into the drain drift region 12, has an insulation layer 21 at the vertical and bottom walls of the trench 20, and has gate conductive material 22, for example doped polycrystalline silicon, in the trench 20 within the layer 21 to form an insulated trench-gate first gate G31 for the two transistor cells which are adjacent the cell boundary. This first gate G31, which is adjacent the body region 23 and the drain drift region 12 within the adjacent transistor cells such as the cell TC3, enables a first, vertical, channel portion 23b to be formed in the body portion 23 when gate potential is applied to the first gate G31. Also at the cell boundary, a planar insulation layer 13 on the top major surface 10a with gate conductive material 14, for example doped polycrystalline silicon, thereon is located on top of the trench 20 and extends laterally both ways beyond the trench 20 so as to form an insulated substantially completely lateral planar second gate G32 for each of the two transistor cells which are adjacent the cell boundary. The meaning of "substantially completely lateral" herein will be explained later with reference to Figures 10 to 12 which illustrate steps in a method of manufacturing the device 3. The planar insulation layer 13, where it is immediately above the trench 20, also isolates the first and second gates G31 and G32 from each other for the two transistor cells. The second gate G32 enables a second, lateral, channel portion 23c to be formed in the body portion 23 when gate potential is applied to the second gate G32. A source region 16 of the first conductivity type (n+ conductivity type in this example) is provided in each transistor cell under the top major surface 10a adjacent the

second gate G32 and spaced from the first gate G31. Simultaneous operation of the first and second gates G31 and G32 combines the first and second channel portions 23b and 23c to form a conduction channel through which current flows in each transistor cell laterally and then vertically between the source region 16 and the separating body region 23 to the drain drift region 12 in the on-state of the device 3. In suitable circuit applications of the device 3, which will be described later, it is suitable to have a fixed gate potential connected to the first gate G31, and a modulating gate potential connected to the second gate G32. The separation of the source region 16 from the trench-gate first gate G31 ensures that there is no current flow due to the biasing fixed potential applied alone to the first gate G31, and thus the modulating potential applied to the second gate G32 is effective to switch the device 3 on, or partially on, and off.

The transistor cells in the active area of the device 3 can have a closed cell geometry, for example square cells as shown in Figure 4, in which annular peripheral gate structures G31,32 surround each transistor cell in a two-dimensionally repetitive pattern. Figure 4 shows the lateral extent of the transistor cells, that is the cell pitch TC3, the width WG31 of the peripheral annular first gates G31, the width WG32 of the peripheral annular second gates G32 and the width W16 of the annular source regions 16 within each transistor cell.

The transistor cells as shown in cross-section in Figure 3 could be closed cells with annular hexagonal shaped or stripe shaped peripheral gate structures G31,32. Figure 3 could also be a cross-section of an open-cell geometry having a one-dimensionally repetitive pattern in which the peripheral gate structures G31,32 are parallel stripes which each extend across the active area of the device 3.

An insulating region 17 is provided over the second insulated gate G32. Source metallisation 18 contacting all of the source regions 16 is provided on the first major surface 10a over the insulating region 17 to provide a source electrode S. Although not shown, electrical connection to the second insulated gate G32 is provided by formation of one or more windows through the

insulating region 17 to expose part of the gate conductive layer 14 and patterning of the source metallisation to provide a separate gate electrode. Also, although not shown, electrical connection to the first insulated gate G31 is provided by extending the insulating layer 21 from the trenches 20 on to the top surface 10a of the semiconductor body 10 in an inactive area outside the active transistor cell area and extending the gate material 22 on to this top surface insulating layer where it is contacted by metallisation to provide a gate electrode. A metallisation layer 19 forms an ohmic contact with the drain region 11 so as to provide a drain electrode D.

Figures 5 to 9 show the simulated performance of a device having the structure according to Figure 3 compared with that of a known and commercially available DMOS device having the structure according to Figure 1. In each of these Figures the performance of the Figure 3 device is shown by the dotted line curve and that of the DMOS device by the full line curve. The cell pitch for the simulated Figure 3 device is $4\mu\text{m}$ which approaches that of a typical trench-gate device, and the cell pitch of the DMOS device is $7\mu\text{m}$. For illustration, the cell pitch TC3 of the Figure 3 device is shown to be a little more than the cell pitch TC2 of the known trench-gate device of Figure 2 and less than the cell pitch TC1 of the known DMOS device of Figure 1.

Figure 5 shows the specific on-state resistance $R_{\text{dson}}/\text{mOhms.mm}^2$ as a function of gate voltage $V_{\text{gs}}/\text{Volts}$, and shows that the specific on-state resistance of the Figure 3 device is approximately 40% that of the DMOS device and approaches that of a typical trench-gate device. Figure 6 shows the drain current/Amps as a function of drain voltage V_{ds} @ $V_{\text{g}} = 1\text{v}/\text{Volts}$, and shows that there is no loss of breakdown voltage (40 volts) for the Figure 3 device compared with the DMOS device.

For a comparison of the turn-on switching performance of the two devices, as is shown in Figures 7, 8 and 9, the cell active area for the devices has been set with that of the Figure 3 device less than that of the DMOS device so that they both have the same on-state resistance of 9mOhms at $V_{\text{gs}} = 7\text{ volts}$.

For the switching simulations shown in Figures 7,8 and 9 a fixed gate

potential, that is a permanent bias, of 12 volts was applied to the trench-gate first gate G31 of the Figure 3 device and this device was then turn on by gate potential V_g additionally applied to the planar second gate G32.

Figure 7 shows the gate voltage V_g /Volts and fall of the drain voltage V_{ds} as a function of time for turn-on of the Figure 3 and DMOS devices having the same on-state resistance. It can be seen that the Figure 3 device exhibits a much higher dV/dt and no change in the fall of V_{ds} as the voltage passes the gate plateau period compared with the DMOS device.

Figure 8 shows the gate-drain capacitance, that is the 'Miller' feedback capacitance, C_{gd} /pf as a function of drain voltage V_{ds} /Volts for the two devices. This shows a substantial decrease in gate-drain capacitance for the Figure 3 device compared with the DMOS device. For a drain voltage of 12 volts C_{gd} for the Figure 3 device is near zero and more than 3 orders of magnitude lower than that of the DMOS device. The gate-drain charge Q_{gd} of the Figure 3 device associated with C_{gd} is also near zero at approximately 1nC. Near zero C_{gd} and Q_{gd} result from the trench-gate first gate G31, which extends into the drain drift region, 12 completely shielding the gate conductive material 14 of the planar second gate G32 which reduces the gate-drain periphery of this second gate G32 to zero. The Figure 3 device used in these simulations has a figure of merit ($R_{dson} \times Q_{gd}$) of approximately 9mOhms.nC.

Figure 9 shows the turn-on power loss [$V_{ds} \times I_{ds}$]/Watts against time for the two devices. Comparing Figure 9 with Figure 7 shows that the majority of these losses for both devices occur during the fall of V_{ds} before the drain voltage reaches the gate plateau period. However the overall turn-on switching loss for the Figure 3 device is only approximately 60 per cent of that for the DMOS device. The same reduction in overall switching loss applies to turn-off.

As stated above with reference to Figure 5, the specific on-state resistance of the Figure 3 device approaches that of a typical trench-gate device. It has been explained in the introductory discussion that the switching performance of the known DMOS device shown in Figure 1 is better than that of the known trench-gate shown in Figure 2. Thus it can be expected that the improvement in switching performance of the Figure 3 device compared with

the trench gate device of Figure 2 would be even greater than the improvement in switching performance of the Figure 3 device compared with the DMOS device of Figure 1 which is shown in the simulations of Figures 7,8 and 9.

5 The switching performance of the device 3 as described above with reference to Figures 5 to 9 is particularly important if the transistor device is to be used as a very high frequency switching device, for example as the high side control FET in a voltage regulation circuit arrangement as will be described later with reference to Figure 14. However, as indicated in the
10 introductory discussion, if the transistor device is to be used to supply and regulate current to a load, for example in a circuit arrangement as will be described later with reference to Figure 15, then the performance during the partially turned on state such as the safe operating area of the transistor device assumes greater importance and the partially turned on state
15 performance of the device 3 will be discussed in the following.

It is known to improve the current limiting or current controlling mode of operation of a single field effect transistor common source amplifier by employing a cascode arrangement of two discrete field effect transistors. In such an arrangement one transistor, the cascode transistor, has its drain
20 connected to the load, its gate connected to a fixed potential and its source connected to the drain of the other transistor, the common source amplifier transistor, whose gate is used to control the current through both transistors. Key benefits of the cascode arrangement include improved linearity, stability and isolation of the controlling gate from the load impedances. Such cascode
25 arrangements do not require a terminal connection to the intermediate connected source and drain electrodes, and it is known to use a dual gate field effect transistor in place of a cascode arrangement of two discrete transistors. As has been stated in the introductory discussion, such dual gate transistors (MOSFETs) have been implemented with two similar active regions with
30 similar, lateral, gates.

If the dual gate device 3 as described with reference to Figure 3 is used as a cascode arrangement to supply current to a load as it is in the circuit

- 15 -

arrangement to be described with reference to Figure 15, then it performs, in particular having regard to safe operating area, better than two cascoded discrete DMOS devices or an equivalent dual gate DMOS device; better than two cascoded discrete trench-gate devices or an equivalent dual gate trench-gate device; and also better than a cascode arrangement of a discrete DMOS device with a discrete trench-gate device. In the device 3, the channel shortening of the vertical trench-gate channel 23b, in response to increased drain voltage, does not significantly affect the output current because this is now regulated by the integrated DMOS device, in which the channel length of the lateral planar gate channel 23c is not affected by drain potential and does not suffer local variations due to trench etch or gate planarisation. These benefits apply on a per transistor cell basis, as each trench-gate transistor cell portion is modulated by its own DMOS transistor cell portion. Sharing down to the level of individual transistor cells, and even along the periphery of each transistor cell, is much improved when the device 3 is used as a cascode arrangement, as compared to using two discrete devices where the common source amplifier device only regulates the total current in the cascode device and does not affect its internal distribution of current.

Figures 10 to 12 show cross-sectional views of part of a semiconductor body to illustrate steps in one method of manufacturing a device 3 as shown in Figures 3 and 4. Initially a monocrystalline silicon semiconductor body 10 is provided consisting of an n+ conductivity type substrate for forming the drain region 11. An n- conductivity type epitaxial layer 120 is grown on the substrate 11 for forming the drain drift region 12. The top surface of the layer 120 forms the top major surface 10a of the device to be formed and the bottom surface of the layer 11 forms the bottom major surface 10b of the device to be formed. A masking layer (not shown), for example silicon dioxide or silicon nitride, is provided on the top surface 10a and patterned using photolithographic techniques to define windows therein. Anisotropic etching through these mask windows is carried out to define the trenches 20, and the mask is then removed. The silicon body 10 is then subjected to thermal oxidation treatment to form a thin silicon dioxide layer in the trenches 20 which provides the gate

- 16 -

insulation layer 21 at the vertical and bottom walls of the trenches 20 and this silicon dioxide is then removed from the top surface 10a. Doped polycrystalline silicon is then deposited to fill the insulated trenches 20, 21 and provide the gate conductive material 22 and is then planarised by etching back to the top surface 10a so that the insulated trenches 20, 21 with gate conductive material 22 form the insulated trench-gate first gates G31 as shown in Figure 10.

5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
105
110
115
120
125
130
135
140
145
150
155
160
165
170
175
180
185
190
195
200
205
210
215
220
225
230
235
240
245
250
255
260
265
270
275
280
285
290
295
300
305
310
315
320
325
330
335
340
345
350
355
360
365
370
375
380
385
390
395
400
405
410
415
420
425
430
435
440
445
450
455
460
465
470
475
480
485
490
495
500

Acceptor dopant ions are then implanted and a heating step diffuses the implanted dopant to the desired depth to form the p-type body region 23. A photolithographic mask (not shown) is then provided with windows on the top major surface 10am, donor dopant ions are then implanted through these windows and diffusion by heating forms the n+ conductivity type source regions 16 as shown in Figure 11, and the mask is removed.

An insulation layer of silicon dioxide is then thermally grown on the top major surface 10a and a doped polycrystalline silicon layer is deposited on to this insulation layer. These two layers are then patterned using photolithography and etching to define the insulated lateral planar second gates G32 each having the planar insulation layer 13 and the gate conductive material 14 on top of and extending laterally beyond the trenches 20 as shown in Figure 12.

The structure of the active area of the device 3 is then completed by forming an insulation layer over the surface structure shown in Figure 12, then patterning by masking and etching to provide the insulating regions 17 of the device as shown in Figure 3, and then forming source, gate and drain electrodes as has already been described with reference to Figure 3.

In relation to the above described method of manufacturing the device 3, it is to be noted that the step of etching back the gate conductive material 22 may not result in precise planarisation to the top surface 10a as shown in Figure 10. In practice occasional over planarisation, that is with the gate conductive material being etched to slightly below the top surface 10a, is more likely than and preferable to occasional under planarisation and therefore in practice it can be best to aim for a small level of over planarisation. A small

- 17 -

deviation from precise planarisation for the reasons just discussed will result in the insulation layer 13 not being precisely planar and hence the insulated second gate G32 not being precisely completely lateral, but nevertheless being "substantially completely lateral", and this is what is meant by this
5 phrase in the above description of the device 3 with reference to Figures 3 and 4.

Referring now to Figure 13, there is shown a second example of a vertical insulated gate field effect power transistor semiconductor device 4 in accordance with the invention. The device 4 is a modification of the device 3
10 shown in and described with reference to Figures 3 and 4 above and, in the following, only the modifications in the device 4 with respect to the device 3 will be described.

In the device 4, a peripheral gate structure G41,42 located at the boundary between each two adjacent transistor cells TC4 comprises a first
15 gate G41 and a second gate G42 isolated from each other so as to be independently operable. The insulated trench 20 has gate material 22a in a lower portion of the trench 20 providing the first gate G41 for the two adjacent transistor cells which enables a vertical channel portion 23d to be formed when gate potential is applied to the first gate G41. A first insulation layer 13a
20 is located laterally within and across the trench 20 with gate material 14a thereon in an upper part of the trench 20, and a second insulation layer 13b with gate material 14b thereon extends laterally both ways from the trench 20 on the top major surface 10a of the semiconductor body 10. Thus the second gate G42 for each of the two adjacent transistor cells has an insulated trench-
25 gate portion which enables a vertical channel portion 23e to be formed, and an insulated planar gate portion which enables a lateral channel portion 23f to be formed, when gate potential is applied to the second gate G42. The first insulation layer 13a laterally within and across the trench 20 isolates the first and second gates G41, G42 from each other for each two adjacent transistor
30 cells. Simultaneous operation of the first and second gates G41 and G42 combines the channel portions 23f, 23e and 23d to form a conduction channel through which current flows in each transistor cell laterally and then vertically

- 18 -

between the source regions 16 and the separating body region 23 to the drain drift region 12 in the on-state of the device 4.

A device 4 as shown in Figure 13 may be manufactured by a modified version of the method described above with reference to Figures 10 to 12 for the device 3 shown in Figures 3 and 4. The modification is that after the structure is formed as shown in Figure 11 the gate material 22 is etched back to leave the lower portion 22a as shown in figure 13, then thermal growth of silicon dioxide forms the insulation layers 13a and 13b, and then deposition of doped polycrystalline silicon provides gate material for the upper trench gate portion 14a and for the lateral gate portion 14b which is above the top major surface 10a of the semiconductor body 10. In this case the etch back of the gate material 22 is a deliberate over planarisation to the extent that the second gate G42 will certainly have an insulated trench-gate portion which will have approximately a predetermined required length.

Relative merits of the device 4 shown in Figure 13 compared with the device 3 shown in Figures 3 and 4 are indicated as follows. For applications where a fixed potential is applied to the first gate, G31 in device 3 and G41 in device 4, for example in the circuit arrangements to be described with reference to Figures 14 and 15, the first gate G31, G41 must be a certain distance from the source 16 to avoid merging of the depletion regions from the source and the first gate G31, G41. For the device 3 this minimum distance is provided wholly laterally, whereas for the device 4 this minimum distance is provided partly laterally and partly vertically. Thus it is possible, for the device 4, to reduce the lateral distance of the source 16 from the trench 20 and hence reduce the transistor cell pitch with a consequent lower on-state resistance for a given size of the device. On the other hand, the likely variation from transistor cell to cell of the depth of the trench-gate first gate G41 in the device 4, due to planarisation variation, may reduce the benefits of transistor cell current sharing with respect to the safe operating area compared with the device 3.

Referring now to Figure 14, there is shown a voltage regulation module (VRM) circuit arrangement 50 including a dual-gate power transistor 3, having

- 19 -

the structure of Figure 3, connected as a high side power transistor in series with a low side power transistor 6 for supplying a regulated voltage to an output 51 via a switch node connection 52 between the transistors 3 and 6.

The circuit 50 may be, for example, a synchronous dc-dc buck
5 converter used to convert an input voltage supply (e.g. 12V) to a lower output voltage supply (e.g. 5V). The input voltage is applied between an input line voltage terminal 53 and a ground terminal 54. The high side transistor 3 is connected to the input terminal 53 and is known as the control FET. The low side transistor 6 is connected to the ground terminal 54 and is known as the
10 synchronous (sync) FET. The switch node connection 52 feeds through an inductor 55 and across a capacitor 55 to the output line voltage terminal 51.

A control circuit 57 has a control portion 571 with one input on a control terminal 58 and another input fed from the output 51 via a feedback path 59. The control portion 571 supplies control signals to a gate driver circuit 573 for
15 the high side transistor 3 and to a gate driver circuit 576 for the low side transistor 6. These control signals are alternating signals which cause the control and sync FETs 3,6 to conduct alternately. The mark-space ratio, i.e. the ratio of the time for which the control FET 3 conducts to the time the sync FET 6 conducts, is varied to achieve the desired voltage on the output 51.

20 The first gates G31 of the cells of the transistor 3 are connected to a first gate electrode G311 which is connected to terminal means Vcc for connecting a supplied fixed gate potential to the gate electrode G311. As shown in figure 14, the terminal Vcc to which the gate electrode G311 is connected is the terminal which supplies a 12V line voltage to the gate driver
25 circuit 573. Alternatively the gate electrode G311 could be connected to the 12V input line voltage terminal 53 or to the 5V output line voltage terminal 51. The second gates G32 of the cells of the transistor 3 are connected to a second gate electrode G321 which is connected to the gate driver circuit 573 for applying a modulating potential to the gate electrode G312.

30 In the circuit arrangement of Figure 14, the dual gate power transistor 3 may be substituted by the dual gate power transistor 4 described above with reference to Figure 13, bearing in mind the relative merits of these two devices

- 20 -

as discussed above. The dual gate power transistor 3 or 4 is particularly advantageous for use as the high side control FET because low switching losses are paramount for this transistor. Low switching losses are less important for the low side sync FET 6 for which a low on-state resistance R_{ds-on} is paramount. A trench-gate MOSFET power transistor, as is described above with reference to Figure 2 is therefore preferable for use as the sync FET 6.

Referring now to Figure 15 there is shown a circuit arrangement 60 including a dual-gate power transistor 3, having the structure of Figure 3, connected as a low side power transistor in series with a load L between a voltage supply line terminal 63 and a ground terminal 64. That is the power transistor 3 is a switch for supplying current to the load L when its drain electrode is connected to the load L via the terminal 62 of the circuit 60. A control circuit 67 has a control portion 671 connected to a control input terminal 68. The control portion 671 supplies control signals to a gate driver circuit 673 for the transistor 3.

The first gates G31 of the cells of the transistor 3 are connected to a first gate electrode G311 which is connected to terminal means V_F for connecting a supplied fixed gate potential to the gate electrode G311. The second gates G32 of the cells of the transistor 3 are connected to a second gate electrode G321 which is connected to the gate driver circuit 673 for applying a modulating potential to the gate electrode G312.

The control circuit 67 includes protection circuit means 674 for the power transistor switch 3. The protection circuit means 674 is not shown connected in Figure 15, since its connections to the other circuit elements shown within the circuit arrangement 60 depend on whether it is adapted and arranged for one or more of the functions of voltage overload protection, current overload protection and temperature overload protection. The control circuit 67 may be integrated with the power transistor switch 3 in a circuit area of the same semiconductor body provided for the power transistor switch 3 between the active power transistor cell area and a peripheral termination scheme area. The circuit elements of the control circuit 67 may be fabricated

with their own layout in this circuit area using some of the same masking and doping steps as are used in the manufacture of the transistor cells.

In the circuit arrangement of Figure 15, the dual gate power transistor 3 may be substituted by the dual gate power transistor 4 described above with reference to Figure 13, bearing in mind the relative merits of these two devices as discussed above. Protection of the power transistor switch 3 or 4 against overloads may be partly facilitated by operating in a current limiting mode, and in this case the improved linearity, stability, and isolation of the controlling (modulating) gate electrode G321 from impedances of the load L which are the key benefits of a cascode arrangement are achieved by the equivalent dual gate transistor 3 or 4. Also, the improved sharing (uniformity of current density) and safe operating area of the dual gate power transistor 3 or 4 allows improvements in the levels of protection which can be realised with the protection circuit means 674 when integrated in the control circuit 67 and with the power transistor 3 or 4. The load L shown in Figure 15 may be, for example, a lamp, motor, solenoid or heater in an automotive electrical system. In such a system the voltage supply to the line terminal 63 is conventionally a nominal 12 volts or 24 volts. Under consideration are such systems in which this voltage supply is 42 volts. In a 42 volts system short channel effects and safe operating area of the power transistor switch become more critical while on-state resistance has a slightly lower priority, so that the dual gate power transistor 3 or 4 is particularly advantageous for use in such a system.

The circuit arrangements described above with reference to Figures 14 and 15 show the first (trench-gate) gate G311 of the device 3 connected for application of a fixed potential and the second (planar) gate G321 of the device 3 (or the second part planar, part trench-gate, gate G42 if substituted by the device 4) connected for application of a switching (modulating) potential. It is envisaged that the devices 3 and 4 can be used in other circuit arrangements where the first (G31, G41) and second (G32, G42) gates are still arranged for connection via their respective electrodes to respective independent applied control potentials. For example, the second gates G32, G42 could be used to modulate or limit the output of the device retaining full

- 22 -

cascode benefits while the first gates G31, G41 are used for on-off control.

Possible modifications of the device 3 described with reference to Figures 3 and 4, and of the device 4 described with reference to Figure 13, within the scope of the present invention include the following. The devices 3 and 4 have been described and shown as MOSFET devices. However, with appropriate known modifications to the device structure below the drain drift region 12, the devices 3 and 4 may instead be provided as insulated gate bipolar transistors (IGBTs) which may furthermore be used as the devices 3 or 4 in the circuit arrangements described with reference to Figures 14 and 15.

Although not shown, the devices 3 and 4 may incorporate within each transistor cell a deep localised "ruggedness" region of the same conductivity type as the channel-accommodating body region 23.

In the devices 3 and 4 as described above the source regions 16 are semiconductor regions. However, the source regions could be provided by Schottky metallisation such as silicide, for example platinum silicide, forming a Schottky barrier with the body regions 23.

The conductivity types described for the devices 3 and 4 may be reversed. That is to say that the source and drain regions 16,12,11 may be of p conductivity type with the body regions 23 being on n conductivity type. Semiconductor materials other than silicon may be used such as germanium or germanium silicon alloys, or silicon carbide, for example.

Furthermore, a device may be manufactured in accordance with the invention of the p-channel type, having p-type source and drain regions, and a p-type channel-accommodating body region. It may also have an n-type deep localised region within each cell. N-type polycrystalline silicon may be used for the gates. In operation, a hole accumulation channel is induced in the channel-accommodating body region by the gates in the on-state. The low-doped p-type drain drift region may be wholly depleted in the off-state, by depletion layers from the insulated gates and from the deep n-type region.

A discrete device has been illustrated with reference to Figures 3 and 13, having its drain electrode 19 contacting the region 11 at the back surface 10b of the body 10. However, an integrated device is also possible in

- 23 -

accordance with the invention. In this case, the region 11 may be a doped buried layer between a device substrate and the epitaxial low-doped drain region 12. This buried layer region 11 may be contacted by an electrode at the front major surface 10a, via a doped peripheral contact region which
5 extends from the surface 10a to the depth of the buried layer.

From reading the present disclosure, other variations and modifications will be apparent to persons skilled in the art. Such variations and modifications may involve equivalent and other features which are already known in the art, and which may be used instead of or in addition to features already described
10 herein.

Although Claims have been formulated in this Application to particular combinations of features, it should be understood that the scope of the disclosure of the present invention also includes any novel feature or any novel combination of features disclosed herein either explicitly or implicitly or any
15 generalisation thereof, whether or not it relates to the same invention as presently claimed in any Claim and whether or not it mitigates any or all of the same technical problems as does the present invention.

Features which are described in the context of separate embodiments may also be provided in combination in a single embodiment. Conversely,
20 various features which are, for brevity, described in the context of a single embodiment, may also be provided separately or in any suitable subcombination. The Applicants hereby give notice that new Claims may be formulated to such features and/or combinations of such features during the prosecution of the present Application or of any further Application derived
25 therefrom.

CLAIMS

1. An insulated gate power transistor semiconductor device (3) comprising a semiconductor body (10) having an active area with a plurality of electrically parallel transistor cells (TC3), wherein each transistor cell (TC3) has a source region (16) and a drain region (12) of a first conductivity type which are separated by a channel-accommodating body region (23) adjacent an insulated gate structure (G31,32), said gate structure (G31,32) comprising first (G31) and second (G32) gates isolated from each other so as to be independently operable, the first gate (G31) being an insulated trench-gate (21, 22) adjacent the body region (23) enabling a first, vertical, channel portion (23b) to be formed in said body portion (23) when gate potential is applied to the first gate (G31), the second gate (G32) having at least an insulated planar gate portion (13, 14) on a top major surface (10a) of the semiconductor body (10) adjacent the body region (23) enabling a second, at least partly lateral, channel portion (23c) to be formed in said body portion (23) when gate potential is applied to the second gate (G32), such that simultaneous operation of the first (G31) and second (G32) gates combines the first and second channel portions (23b, 23c) to form a conduction channel between the source (16) and drain (12) regions.

2. A semiconductor device (3) as claimed in claim 1, wherein a said gate structure (G31,32) is located at the boundary between each two adjacent transistor cells (TC3), wherein at said boundary, an insulated trench (20,21) having gate material (22) therein forms said first gate (G31) for the two transistor cells, and a planar insulation layer (13) with gate material (14) thereon is located on top of the trench (20) and extends laterally both ways beyond the trench (20), such that said second gate (G32) for the two transistor cells is an insulated substantially completely planar gate, and such that the planar insulation layer (13) also isolates the first (G31) and second (G32) gates from each other for the two transistor cells.

- 25 -

3. A semiconductor device (4) as claimed in claim 1, wherein a said gate structure (G41,42) is located at the boundary between the two adjacent transistor cells (TC4), wherein at said boundary, an insulated trench (20, 21) having gate material (22a) in a lower portion of the trench (20) provides said first gate (G41) for the two transistor cells, a first insulation layer (13a) is located laterally within and across the trench (20) with gate material (14a) thereon in an upper part of the trench (20), and a second insulation layer (13b) with gate material (14b) thereon extends laterally both ways from the trench (20) on the top major surface (10a) of the semiconductor body (10), such that said second gate (G42) for the two transistor cells has an insulated trench-gate portion and an insulated planar gate portion, and such that the first insulation layer (13a) laterally within and across the trench (20) isolates the first (G41) and second (G42) gates from each other for the two transistor cells.

4. A semiconductor device as claimed in any one of claims 1 to 3, wherein the transistor cells (TC3, TC4) in the active area have a closed cell geometry in which said peripheral gate structures surround each transistor cell in a two-dimensionally repetitive pattern.

5. A circuit arrangement (50,60) including a power transistor semiconductor device (3,4) as claimed in any one of claims 1 to 4, wherein the first gates (G31) and the second gates (G32) of the transistor cells are respectively connected to first (G311) and second (G321) gate electrodes of the device, and wherein said first (G311) and second (G321) gate electrodes are arranged for connection to respective independent applied control potentials (V_{cc} , V_F ; 573,673).

6. A circuit arrangement (50,60) as claimed in claim 5, wherein terminal means (V_{cc} , V_F) for connecting to a supplied a fixed gate potential is connected to the first gate electrode (G311), and wherein a gate driver circuit (573, 673) for applying a modulating gate potential is connected to the second gate electrode (G321).

- 26 -

7. A circuit arrangement (50) as claimed in claim 6, wherein the power transistor semiconductor device is a high side power transistor (3,4) connected in series with a low side power transistor (6) for supplying a regulated voltage to an output (51) via a switch node (52) connection between the high side (3) and low side (6) transistors, and wherein said gate driver circuit (573) is included in a control circuit (57) for alternately switching the high side (3,4) and low side (6) transistors on and off.

8. A circuit arrangement (60) as claimed in claim 6, wherein the power transistor semiconductor device is a switch (3,4) for supplying current to a load (L) when the load (L) is connected to one of a source electrode and a drain electrode of the device.

9. A circuit arrangement (60) as claimed in claim 8, wherein the gate driver circuit (673) is included in a control circuit (67) which is integrated with the power transistor switch (3,4) in said semiconductor body (10).

10. A circuit arrangement (60) as claimed in claim 9, wherein the control circuit (67) includes protection circuit means (674) for the power transistor switch (3,4).

1/7




Fig.1




Fig.2

2/7




Fig.3




Fig.4

3/7




Fig.5




Fig.6




Fig.7

4/7




Fig.8




Fig.9

5/7




Fig.10




Fig.11




Fig.12

6/7




Fig.13

7/7




Fig.14




Fig.15

INTERNATIONAL SEARCH REPORT

Intel 1al Application No
PCT/IB 03/04138

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 H01L29/78				
According to International Patent Classification (IPC) or to both national classification and IPC				
B. FIELDS SEARCHED				
Minimum documentation searched (classification system followed by classification symbols) IPC 7 H01L H03K				
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched				
Electronic data base consulted during the international search (name of data base and, where practical, search terms used) PAJ, EPO-Internal, WPI Data				
C. DOCUMENTS CONSIDERED TO BE RELEVANT				
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.		
X A A A	PATENT ABSTRACTS OF JAPAN vol. 018, no. 174 (E-1530), 24 March 1994 (1994-03-24) -& JP 05 343691 A (NIPPONDENSO CO LTD), 24 December 1993 (1993-12-24) abstract; figures 2,5 ---- US 6 303 410 B1 (BALIGA BANTVAL JAYANT) 16 October 2001 (2001-10-16) abstract; figures 5,6 ---- EP 0 768 761 A (SILICONIX INC) 16 April 1997 (1997-04-16) abstract; figures 1-4,9-18 ---- -/---	1 2-4 1-4 6-10		
<table style="width: 100%; border: none;"> <tr> <td style="width: 50%; border: none;"> <input checked="" type="checkbox"/> Further documents are listed in the continuation of box C. </td> <td style="width: 50%; border: none;"> <input checked="" type="checkbox"/> Patent family members are listed in annex. </td> </tr> </table>			<input checked="" type="checkbox"/> Further documents are listed in the continuation of box C.	<input checked="" type="checkbox"/> Patent family members are listed in annex.
<input checked="" type="checkbox"/> Further documents are listed in the continuation of box C.	<input checked="" type="checkbox"/> Patent family members are listed in annex.			
° Special categories of cited documents :				
<table style="width: 100%; border: none;"> <tr> <td style="width: 50%; border: none;"> "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier document but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed </td> <td style="width: 50%; border: none;"> "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. "&" document member of the same patent family </td> </tr> </table>			"A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier document but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. "&" document member of the same patent family
"A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier document but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. "&" document member of the same patent family			
Date of the actual completion of the international search <p style="text-align: center; font-size: 1.2em;">11 February 2004</p>		Date of mailing of the international search report <p style="text-align: center; font-size: 1.2em;">19/02/2004</p>		
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016		Authorized officer <p style="text-align: center; font-size: 1.2em;">Lantier, R</p>		

INTERNATIONAL SEARCH REPORT

International Application No
PCT/IB 03/04138

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	PATENT ABSTRACTS OF JAPAN vol. 1997, no. 12, 25 December 1997 (1997-12-25) -& JP 09 205204 A (NIPPON INTER ELECTRONICS CORP), 5 August 1997 (1997-08-05) abstract; figures 6,7,9,10 -----	1-4

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/IB 03/04138

Patent document cited in search report	Publication date	Publication date	Patent family member(s)	Publication date
JP 05343691	A	24-12-1993	NONE	
US 6303410	B1	16-10-2001	NONE	
EP 0768761	A	16-04-1997	US 5616945 A EP 0768761 A2 JP 3131569 B2 JP 9223799 A US 5973367 A	01-04-1997 16-04-1997 05-02-2001 26-08-1997 26-10-1999
JP 09205204	A	05-08-1997	NONE	