

(19)  
(12)

(KR)  
(B1)

(51) 。 Int. Cl.7  
G06F 13/00

(45)  
(11)  
(24)

2004 12 03  
10-0460101  
2004 11 25

(21) 10-2003-0021287  
(22) 2003 04 04

(65)  
(43)

10-2004-0087047  
2004 10 13

(73) ( ) 275-6 5

(72) 8 1302

249-10302

(74)  
:


(54)

MDS , , FPGA , MCU MCU ; , 가 (D2, D3) FPGA MCU ; MCU MDS FPGA MCU ; , - MDS 가 .

3

1 - MDS , ,  
2  
3 2 MCU ;  
\* \*

102 : MCU , 104 : ,  
 110 : MDS, 132 : MDS ,  
 134 : .



3) MCU (102) MCU (100) ; (104) (114), (114) (D1, D2, D3)  
 (fetch) FPGA(field programmable gate array) MDS(110) ; FPGA(112)  
 (120) FPGA(112) MCU MDS , MDS(110) MCU (102)  
 , 3 MCU MCU FPGA  
 ( ADC) MDS (CLK PAD)(130), MCU MDS (XIN) MDS  
 MDS (MDS\_MODE)(132), MCU (102) FPGA(112)  
 134), MDS (132) MDS 가 MCU SFR\_AD  
 SFR\_DB SFR\_WR SFR\_RD (140-140n)가 SFR\_AD  
 (140) A/D  
 AD[7:0]가 , MCU (102) 가 , MCU (136), SFR\_AD  
 , MCU (102) , MCU (136), SFR\_AD  
 136) FPGA(112) , MCU (102) , MCU (136), SFR\_AD  
 D3) FPGA(112) (114) 가 (D2, D3)  
 , MDS MCU (SFR) , MCU (102) FPGA(112) , SFR\_  
 AD[7:0] SFR\_DB[7:0] , MCU (102) MDS , MCU (136)  
 , MDS (132) FPGA(112)  
 , MDS  
 , SFR\_AD[7:0] SFR\_AD 가 (140-140n)  
 (134) SFR\_AD (read)  
 (write) , SFR\_WR SFR\_RD  
 SFR\_DB07:0] , MDS  
 SFR\_AD MCU (102) - (disable) , MDS  
 ADC (140) , SFR  
 , SFR\_BUS

(57)

1.

가 (D2, D3) ;  
 MCU ;  
 MCU ;  
 SFR\_AD (Decorder block), ;  
 SFR\_AD ;  
 가 MCU ;  
 2.  
 1 DB[7:0] ;  
 가 FPGA ;  
 SFR\_AD[7:0] ; SFR\_

FPGA MCU MCU ;  
 (fetch) ;  
 FPGA(field programmable gate array) MDS ;  
 MCU ;  
 FPGA (XIN) MDS ;  
 MDS ;  
 (CLK PAD), MCU MDS ;  
 (MDS\_MODE), MCU FPGA ;  
 MDS ;  
 MDS 가 MCU ;  
 MDS ;  
 SFR\_WR SFR\_RD ;  
 MCU ;  
 가 MDS ;  
 MCU ;  
 MDS ;

