
(12) UK Patent Application (19) GB (11) 2 049 243 A


- (21) Application No 8013949
- (22) Date of filing 28 Apr 1980
- (30) Priority data
- (31) 37189
- (32) 8 May 1979
- (33) United States of America (US)
- (43) Application published 17 Dec 1980
- (51) INT CL3 G06F 3/00
- (52) Domestic classification G4A 5X 9X FD
- (56) Documents cited None
- (58) Field of search G4A
- (71) Applicant
 Forney Engineering
 International Inc
 3405 Wiley Post Road
 Carrollton
 Texas
 United States of
 America
- (72) Inventors
 William D Johnson
 James S Grisham
 Donald L Ewing
- (74) Agents
 Lloyd Wise Tregear & Co


(54) Industrial control system


(57) In an industrial control system operating with a single master program, a plurality of diverse controllable devices CD₁-CD_n each with a unique set of logic control functions and/or command sequences are connected, through respective input/output interface I/O₁-I/O_n to respective stored program single board computers SBC₁-SBC_n that provide device control and monitoring. These computers each include a ROM and a central processor controlled by a composite or "master" program stored in the respective ROM, which program is common to all the computers and comprises instruction sequences for all logic control functions and command sequences that exist within the system. A user alterable interconnection device (UAID) connected to the device controller permits only those logic control function and/or command sequence portions of the master program that relate to the particular controllable device to operatively connect with the input/output ports associated with that controllable device and thereby effect device control and monitoring. The system permits simple and efficient dedication of a plurality of single board computers to an equal number of diverse controllable devices.




The drawings originally filed were informal and the print here reproduced is taken from a later filed formal copy.









F1G. 4.



F1G. 5.





F1G. 7.






FIG. 8B.





LOC	OBJ	SEQ	SOURCE STATEMENT	UAID LOCATION	ELECTRI BREAKER	ELECTRICALLY OPERATED BREAKER (FIG. 6)	SOLE OPER (FIG	SOLENOID OPERATED VALVE (FIG. 2)
OOCA	2A2820	139	LHLD SAPPP+2*14H					
00CD	46	140	MOV B,M ,I/O INPUT #14	2028	E010	E010 (Start SW)	E010	E010 (Start SW)
OOCE	2A3820	141	LHLD SAPP+2*1CH					
00D1	70	142	MOV M,B ,I/O OUTPUT #1C	2038	E039	E039 (Start Comm.)	FFFF	FFFF (Spare)
0002	2A2A20	143	LHLD SAPPP+2*15H					
00D5	4E	144	MOV C,M ,I/O INPUT #15	202A	E011	E011 (Stop SW)	E011	E011 (Stop SW)
9000	2A3A20	145	LHLD SAPPP+2*1DH					
6000	7.1	146	MOV M,C ,I/O OUTPUT #1D	203A	E038	(Stop Comm.)	FFFF	(Spare)
OODA	2A2C20	147	LHLD SAPPP+2*16H					
одоо	7臣	148	MOV A,M ,I/O INPUT #16	202C	E03C	(Breaker-in test position)	नस्यस	(Spare)
OODE	2A3C20	149	LHLD SAPPP+2*1EH					
0051	77	150	MOV M,A ,I/O OUTPUT #1E	203C	EOLA	E01A (Breaker-in test position	नुसुस	(Spare)

F/G. //

SPECIFICATION

Industrial control system

5 5 The present invention relates to industrial control systems that employ a large number of controlled devices and, more particularly, to industrial control systems which utilize a single board computer (SBC) associated with and for controlling each controlled device. Many system-type industrial installations, for example, power generating stations, employ a large number of controlled devices for effecting co-ordinated operation of the overall system. 10 These controlled devices include, for example, motors, pumps, compressors, various types of 10 electrically operated valves, transmissions, instruments, solenoids, relays, and the like. Each of these controlled devices has a particular set of logic function or control signals and/or command sequences that must be effected to ensure proper device operation. These logic function signals and command sequences include, for example, enable signals, stand-by signals, turn-on signals, 15 turn-off signals, run-up and run-down sequences, time delays, emergency stop signals, and 15 various alarm condition signals. In the past, co-ordinated control of the various devices has been achieved by manual operation and various types of semi-automatic and automatic control systems including electromagnetic relay systems, hard-wired solid-state logic systems, computer control systems in 20 which the controlled devices are connected to and controlled from a central computer and, more 20 recently, distributed computer control systems in which a single board computer is connected to each controlled device with each computer having a program dedicated to the particular controlled device. While both types of computer-oriented control systems, that is, the central computer 25 arrangement and the distributed computer arrangement, provide effective system control, a 25 number of drawbacks are associated with the introduction of computer control within a control system. In a large control system, e.g. a control system for a power generating installation, a substantial programming effort must be undertaken to provide software for each of the 30 30 controlled devices within the system. In installations using a large central computer, this programming effort is lessened somewhat by the ready availablility of sophisticated high-level program languages that permit a relatively unskilled system controller to structure the necessary control programs. These sophisticated languages oftentimes include subroutines, e.g. query prompters and graphic display subroutines, that assist and guide the system control personnel in 35 35 structuring the programs. On the other hand, single board computers are generally programmed in low-level assemblytype languages or machine language codes, and, as a consequence, many system users are reluctant to employ distributed single board computers because of the difficulty in obtaining or training personnel to program the computers. As a practical consequence, system users 40 40 employing single board computers are dependent upon their computer suppliers or other consultants for these control programs. Other drawbacks that are associated with distributed single board computer systems are that maintenance personnel, who are not usually trained in programming, must have a large inventory of preprogrammed single board computers with which to conduct "remove and 45 replace" type troubleshooting. Also, the replacement of a defective controlled device with an 45 updated or modified replacement oftentimes requires that the control program within the associated control computer be modified to reflect the updated or modified control function and/or command sequence logic of the replacement device. The time and cost problems associated with developing a control system having a large 50 number of controlled devices with a single board computer for each device does not normally 50 prevent this type of system from being used in newly designed industrial systems. However, the same time and cost factors can prevent, or at least inhibit, cost effective retrofitting of existing industrial installations with dedicated single board computers because of the time required to identify the logic control functions and control sequences of operating equipment and the 55 55 downtime that may be required to prepare and test a dedicated program for each single board computer. In view of the above, it is a broad, overall, object of the present invention, among others, to provide a distributed single board computer industrial control system which does not have the programming drawbacks normally associated with systems of this type. 60 It is also an object of the present invention to provide a distributed single board computer industrial control system in which each of the single board computers has a common master program and in which each computer can be adapted to a particular application without modification of the master program. It is a further object of the present invention to provide a distributed single board computer

65 industrial control system as aforesaid in which selected portions of the master program relating

65

to particular logic control functions and/or command sequences can be operatively associated with a particular controlled device to effect control and monitoring of that device.

In accordance with the present invention, an industrial control system for controlling a plurality of controllable devices is provided with a corresponding plurality of respective computers for connection to each device through a respective input/output interface. Each computer has a memory storing a master or composite program that comprises steps adapted to achieve control and monitoring by the computer of all possible logic control functions and command sequences that exist within the system. A user alterable interconnection device (UAID) in each device computer allows only those portions of the master program that relate to the logic control functions and/or control sequences of the respective controllable device to be operatively connected with the input/output ports associated with that device. As the single board computer continuously and successively loops through the master program, only those program steps that relate to the logic control functions and/or control sequences for the controllable device are operative, as determined by the UAID, to effect control and monitoring of the controllable device.

An industrial control system in accordance with the present invention possesses a number of advantages when compared to prior control systems. Once the logic control functions and command sequences for the various diverse controlled devices of a particular control system, for example, for a power generating plant, are established, only one master program is written to include all the logic control functions and command sequences for all the possible controlled devices within the system. The user alterable interconnection device may then be conveniently configured for each controlled device in a simple, straight-forward manner to easily adapt each single board computer to a particular controlled device.

In the preferred form, each single board computer includes a central processor and its
associated support circuitry, a programmable peripheral interface device (PPI) for interfacing the
processor with a data highway and a central, supervisory computer, a program memory store
that contains the master program (which is common to all the computers within the system),
and a user alterable interface device (UAID) in the form of a field programmable read-onlymemory (PROM) for operatively interconnecting those selected portions of the master program
that relate to a particular controlled device with the input/output ports of that device.

Each master program for a particular controlled device with the input/output ports of that device.

Each master program for a particular control system includes sequentially arranged instructions which are designed to effect the various logic control functions and command sequences for every controlled device within the system. These instructions can cause the processor to, for example, query one or more input ports to determine the status of various sensor switches, query power lines to determine the presence or absence of power, perform various logical and computational operations, supply command signals to various output ports to effect control, and the like. The UAID is assigned a predetermined block of the available memory addresses, these addresses being termed "fictitious addresses". As the master program loops the central processor, operating in an indirect programming mode, looks or refers to the UAID address for its input/output information. In single board computers that have not been adapted to a particular controlled device, each of the UAID addresses contain a nonfunctional address such as a preselected apre address or non-existent address. In a single board computer that has been dedicated to a particular controlled device, selected locations within the UAID that relate to a particular logic control function and/or command sequence for the controlled device are

45 provided with the actual addresses of the input/output ports associated with that device. As the master program loops, the portions of the master program that relate to or correspond to the logic control functions and/or command sequences of a particular controlled device address UAID locations that contain the actual addresses of the input/output ports of the controlled device. In order to dedicate a single board computer to a particular device, all that is necessary 50 is that the particular logic control function and/or command sequences for the device be identified and that the particular addresses within the UAID that relate to the so-identified portions of the program be provided with the actual input/output addresses of the controlled device.

In an average or representative application, it is contemplated that the master program may address upwardly of several hundred addresses within a UAID and only a few, perhaps 1–20%, of the available UAID addresses will contain actual input/output address information. Thus, the master program will continuously address a large number of UAID addresses and be operatively connected with only a few actual input/output ports selected by the UAID for the particular controlled device.

From a historical standpoint, the present invention is countercurrent to those trends which have maximized program efficiency and memory space utilization to reduce system costs. While the program efficiency and memory utilization of the present invention may appear low, the ease and simplicity with which each single board computer can be adapted to a particular controlled device obviates these apparent inefficiencies.

Since the computer user merely has to load a relatively few input/output addresses into easily 65

10

15

20

25

30

35

40

45

50

55

60

	selected locations of the UAID, the user need not have a knowledge of processor programming. For those control system personnel who are familiar with and comfortable with prior electromechanical and solid-state control systems that traditionally have employed patch panel type interconnects using "jumper" links, the present invention provides obvious conceptual similarities and analogies. In this regard, the present invention, by eliminating the drawbacks	5
	associated with programming single board computers and by having patch-panel analogies to prior control systems, substantially overcomes the reluctance of control system personnel to accept distributed single board computer systems. Hereinafter the present invention is described by way of example and with reference to the	
10	accompanying drawings wherein: Figure 1 is a schematic representation of the overall organization of an industrial control system in accordance with the present invention in which a plurality of controlled devices are	10
15	connected to an associated single board computer through an input/output interface; Figure 2 is a logic diagram representing the logic control functions and command sequences for a single-coil solenoid operated valve;	15
	Figure 3 is a logic diagram representing the logic control functions and command sequences for a relay-type controller; Figure 4 is a logic diagram representing the logic control functions and command sequences for a latched-drive motor operated valve;	
20	Figure 5 is a logic diagram representing the logic control functions and command sequences for a momentary drive motor operated valve; Figure 6 is a logic diagram representing the logic control functions and command sequences	20
25	for an electrically operated breaker; Figure 7 is a logic diagram representing the logic control functions and command sequence for a motor starter;	25
	Figures 8A and 8B illustrate, in schematic form, the architecture of a single board computer suitable for use in accordance with the present invention; Figure 9 represents the preferred physical arrangement of the single board computers of an industrial control system in accordance with the present invention;	
30	Figure 10 represents a preferred addressing arrangement whereby a selected one of single board computers, arranged in accordance with the illustration of Fig. 9, is addressed by a supervisory computer; and	30
35	Figure 11 is a reproduction of a selected portion of a control program suitable for use with a single board computer illustrated in Figs. 8A and 8B. The architecture of a distributed processor industrial control system in accordance with the present invention, as shown in Fig. 1, includes a plurality of diverse controlled devices CD ₁ .	35
40	$CD_2, \ldots CD_{n-1}$, CD_n each of which is connected through an associated input/output board I/O_1 , $I/O_2, \ldots I/O_{n-1}$, I/O_n to a single board computer SBC_1 , $SBC_2, \ldots SBC_{n-1}$, SBC_n which are, in turn, interconnected through a bidirectional data highway or intercommunication bus DHY to a central, supervisory computer SC. An auxiliary data bus DB may be used to connect the supervisory computer SC to a teletype terminal, a printer, a CRT/keyboard terminal, another control system and/or additional memory. The control system of the preferred embodiment is	40
45	designed as a plant auxiliary control system (PAC) for a power generating station. The devices normally found in a PAC system include, but are not limited to, motor-operated valves, fans, pumps, and compressors; relay-operated devices; solenoid-operated devices; and various types of electromagnetic actuators used to operate various types of valves and the like. The controlled devices also usually include various sensors, e.g. limit switches or other transducers which monitor or determine the operating characteristics or state of the controlled device, which	45
50	determine whether or not a device is open or closed, running or not running, functional or not functional, and which determine whether or not the electrical windings associated with the controlled device are continuous or interrupted.	50
55	Each controlled device has a particular set of logic control functions and/or command sequences that determine proper operation of the device. The logic diagrams for several exemplary controlled devices are shown in Figs. 2–7. Each of these diagrams illustrates the various logical function operators or elements and their logical relationships or interconnections needed to effect device control and monitoring including the logic required to determine the operating or functional status of the controlled device, to initiate a command, to determine if the controlled device is responding as commanded, and determine the presence or absence of various malfunction and alarm conditions.	55
60	The logic diagram of Fig. 2 represents the basic logic function operations and control sequences for a single coil, solenoid-operated valve in which the valve is closed when the solenoid coil (not shown) is energized and the valve is opened when the coil is de-energized. The 'close valve' and 'open valve' input signals CLS and OPN are provided, respectively, on	60
65	lines 100 and 102 which are connected, respectively, to the S and R inputs of RS latch 104. When a 'close valve' input signal CLS is provided on line 100, the RS latch 104 is set to	65

10

15

20

25

35

40

45

50

55

60

65

provide an output command signal to energize the solenoid coil and close the valve, and when an 'open valve' input signal OPN is provided on line 102, the RS latch 104 is reset to deenergize the solenoid coil.

A 'valve is closed' indication signal VC'D is provided by an appropriate switch or sensor (not shown) on line 106 and is used to actuate a valve closed indicator 108 through an AND logical operator 110 and an OR logical operator 112. The indicator 108 receives its valve closed actuation signal along line 114 from the AND logical operator 110 which receives the output of the OR logical operator 112 and the complement of the inclusive OR result of a 'failure to respond' warning signal FTR and a 'loss of power' warning signal LOP provided through 10 complementing operator 116. The OR logical operator 112 receives the 'valve is closed' indication signal VC'D along line 106 and the inclusive OR result of the 'failure to respond' warning signal FTR and the 'loss of power' warning signal LOP provided on line 118.

A 'valve is open' indication signal VO'D is provided by an appropriate switch or sensor (not shown) on line 120 and is used to actuate a valve opened indicator 122 through an AND logical 15 operator 124 and an OR logical operator 126. The indicator 122 receives its valve opened actuation signal along line 128 from the AND logical operator 124 which receives the output of the OR logical operator 126 and the complement of the 'loss of power' warning signal LOP provided through complementing operator 130. The OR logical operator 126 receives the 'valve is open' indication signal VO'D along line 120 and the 'loss of power' warning signal LOP 20 provided on line 132.

The 'failure to respond' warning signal FTR on line 134 and the 'loss of power' warning signal LOP on line 142 are both connected to the input of OR logical operator 138. The output of the OR logical operator 138 is connected to the input of OR logical operator 112 along line 118 and to a flasher unit 136 which, when actuated, provides a periodically interrupted output 25 signal through complementary operator 116 to AND logical operator 110 and the indicator 108. The 'loss of power' warning signal LOP on line 142 is connected directly to a flasher unit 144 which, when actuated, provides a periodically interrupted output signal through the complementing operator 130 to the AND logical operator 124 and the indicator 122.

A 'computer alarm' indication DAS is provided along line 146 from the output of an OR 30 30 logical operator 144 which receives, as its inputs, the 'loss of power' warning signal LOP from line 142, the 'failure to respond' warning signal FTR from line 134, and a 'loss of continuity' warning signal LOC along line 148.

When a 'close valve' input signal or an 'open valve' input signal, CLS or OPN, is provided, respectively, on line 100 or 102, the RS latch 104 is set or reset to provide an output 35 command signal to energize or de-energize the solenoid coil and close or open the valve. When the valve reaches its closed or open position, the indicators 108 or 122 provide the proper indication thereof, and, should a failure to respond or a loss of power condition arise, the appropriate indicator 108 and/or 122 is actuated to provide a flashing indication. In addition, a computer alarm is provided should there be a failure to respond, a loss of power, or a loss of 40 coil continuity condition detected.

The logic diagram of Fig. 3 represents the basic logic function operations and control sequences for a relay-operated device in which the device is started when the relay is closed and the device is stopped when the relay is tripped to its open position.

The 'device start' and 'device stop' input signals SRT and STP are provided, respectively, on 45 lines 200 and 202 which are connected, respectively, to the S and R inputs of RS latch 204. When a 'device start' input signal SRT is provided on line 200, the RS latch 204 is set to provide an output command signal to energize the relay coil (not shown) and start the controlled device, and when a 'device stop' input signal STP is provided on line 202, the RS latch 204 is reset to de-energize or trip the relay open.

A 'device is running' indication signal RUN is provided by an appropriate sensor (not shown) on line 206 and used to actuate a device-running indicator 208 through an AND logical operator 210 and an OR logical operator 212. The indicator 208 receives its device running actuation signal along line 214 from the AND logical operator 210 which receives the output of the OR logical operator 212 and the complement of the inclusive OR result of a 'failure to 55 respond' warning signal FTR and a 'loss of power' warning signal LOP provided through complementing operator 216. The OR logical operator 212 receives the 'device is running' indication signal RUN along line 206 and the inclusive OR result of the 'failure to respond' warning signal FTR and the 'loss of power' warning signal LOP long line 218.

A 'device is stopped' indication signal STP'D is provided by an appropriate sensor (not shown) 60 on line 220 and used to actuate a device-stopped indicator 222 through an AND logical operator 224 and an OR logical operator 226. The indicator 222 receives its device-stopped actuation signal along line 228 from the AND logical operator 224 which receives the output of the OR logical operator 226 and the complement of the 'loss of power' warning signal LOP provided through complementing operator 230. The OR logical operator 226 receives the 65 'device is stopped' indication signal STP'D along line 220 and the 'loss of power' warning

GB 2 049 243A 5

5

10

15

20

25

30

35

40

45

50

55

60

65

signal LOP along line 232.

5

The 'failure to respond' warning signal FTR on line 234 and the 'loss of power' warning signal LOP on line 242 are both connected to the input of OR logical operator 238. The output of the OR logical operator 238 is connected to the input of OR logical operator 212 along line 218 and to a flasher unit 236 which, when actuated, provides a periodically interrupted output signal through complementary oerator 216 to AND logical operator 210 and the indicator 208. The 'loss of power' warning signal LOP on line 242 is connected directly to a flasher unit 244 which, when actuated, provides a periodically interrupted output signal through complementing operator 230 to the AND logical operator 224 and the indicator 222.

A 'computer alarm' indication DAS is provided along line 246 from the output of an OR logical operator 248 which receives, as its inputs, the 'loss of power' warning signal LOP from line 242, the 'failure to respond' warning signal FTR from line 234, and a 'loss of continuity'

warning signal LOC along line 250.

When a 'device start' input signal or a 'device stop' input signal, SRT or STP, is provided, 15 respectively, on line 200 or line 202, the RS latch 204 is set or reset to close or trip open the relay and start or stop the controlled device. When the device is in its run or stop modes, the indicator 208 or 222 provides the proper indication thereof, and, should a failure to respond condition or a loss of power condition arise, the appropriate indicator 208 and/or 222 is actuated to provide a flashing indication. In addition, a computer alarm is provided should there 20 be a failure to respond, a loss of power, or a loss of coil continuity condition detected.

Fig. 4 illustrates a logic diagram for a motor operated valve (not shown) which is actuated to its open or closed position by selectively energizing and latching an open coil or energizing and

latching a close coil.

40 complementing operator 332.

The 'open valve' input signal OV and the 'close valve' input signal CV are provided, 25 respectively, along lines 300 and 302 that are connected, respectively, to the S inputs of RS latches 304 and 306. The outputs of these two latches are connected to and adapted to provide output command signals to energize and latch, respectively, the open coil and the close coil of the controlled valve. The R input of the RS latch 304 is connected to an OR logical operator 308 which resets the RS latch 304 when a 'valve is open' indication signal VO'D is received 30 from line 310, a 'stop' input signal STP is received from line 312 through an RS latch 314, and for a signal is received from AND logical operator 316 which provides an output when coincidence occurs between an 'open torque switch' indication signal OTS along line 318 and the complement of a 'valve is closed' indication signal VC'D provided on line 320 through a complementing operator 322. The R input of the RS latch 306 is connected to an OR logical 35 operator 324 which resets the RS latch 306 when a 'valve is closed' indication signal VC'D is received from line 326, the 'stop' input signal STP on line 312 is received from RS latch 314, and/or a signal from AND logical operator 328 is received which provides an ouput when coincidence occurs between a 'close torque switch' indication signal CTS along line 330 and the complement of the 'valve is open' indication signal VO'D provided from line 310 through

The 'valve is opened' indication signal VO'D is provided on line 310 from a suitable sensor (not shown) and used to actuate a valve opened indicator 334 through an AND logical operator 336 and an OR logical operator 338. The indicator 334 receives its valve opened actuation signal from the AND logical operator 336 which receives the output of the OR logical operator 45 338 and the complement of the inclusive OR result of the 'failure to respond' warning signal FTR and the 'loss of power' warning signal LOP through complementing operator 340. The OR logical operator 338 receives the 'valve is opened' indication signal VO'D along line 310 and another signal from OR logical operator 342 that is the inclusive OR result of the 'failure to respond' warning signal FTR provided on line 344 and the 'loss of power' warning signal LOP 50 provided on line 346.

A 'valve is closed' indication signal VC'D is provided from an appropriate switch or sensor (not shown) on line 326 and is used to actuate a valve closed indicator 348 through an AND logical operator 350 and an OR logical operator 352. The indicator 348 receives its valve closed actuation signal from the AND logical operator 350 which receives the output of the OR 55 logical operator 352 and the complement of the 'loss of power' indication signal LOP through a complementing operator 354. The OR logical operator 352 receives the 'valve is closed' indication signal VC'D along line 326 and the 'loss of power' indication signal LOP from line 346.

The 'stop' input signal STP is provided on the line 312 and used to actuate a stop indicator 60 356 through an OR logical operator 358 and the RS latch 314. The indicator 356 receives its signal from the OR logical operator 358 which receives an output signal from the RS latch 314 when the latch is set by the stop signal STP on line 312 and a signal from AND logical operator 360 which provides a signal when coincidence occurs between the complement of the 'valve is closed' indication signal VC'D provided by complementing operator 322 and the complement of 65 the 'valve is opened' indication signal VO'D provided by the complementing operator 332. The

25

RS latch 314 is reset by an appropriate signal from the OR logical operator 362 which provides the inclusive OR result of the 'close valve' input signal CV from line 302 and the 'open valve' input signal OV from line 300. The 'failure to respond' warning signal FTR on line 344 and the 'loss of power' warning 5 signal LOP on line 346 are both connected to the input of OR logical operator 342. The output of the OR logical operator 342 is connected to the input of OR logical operator 338 and to a flasher unit 364 which, when actuated, provides a periodically interrupted output signal through complementary operator 340 to AND logical operator 336 and the indicator 334. The 'loss of power' warning signal LOP on line 346 is connected directly to a flasher unit 336 which, when 10 10 actuated, provides a periodically interrupted output signal through the complementing operator 354 to the AND logical operator 350 and the indicator 348. A 'computer alarm' indication DAS is provided along line 368 from the output of an OR logical operator 370 which receives, as its inputs, the 'loss of power' warning signal LOP from line 346, the 'failure to respond' warning signal FTR from line 344, and a 'loss of continuity' 15 15 warning signal LOC along line 372. When an 'open valve' input signal OV is provided on line 300, the RS latch 304 is set to provide an output command signal to energize the open coil. When the valve reaches its open position, the 'valve is open' indication signal VO'D on line 310 is passed through OR logical operator 308 to reset the RS latch 304 to de-energize the open coil, the valve thereafter being 20 20 latched in its open position. When a 'close valve' input signal CV is provided on line 302, the RS latch 306 is set to provide an output command signal to energize th close coil. When the valve reaches its closed position, the 'valve is closed' indication signal VC'D on line 326 through the OR logical operator 324 acts to reset the RS latch 306 and de-energize the close coil, the valve being thereafter latched in the closed position. Fig. 5 illustrates a logic diagram for a motor-operated valve (not shown) which is actuated 25 toward and to its open or closed position by energizing a valve open coil or energizing a valve close coil. The 'open valve' input signal OV and the 'close valve' input signal CV are provided, respectively, along lines 400 and 402 which are connected, respectively, to the inputs of AND 30 30 logical operators 404 and 406. The AND logical operator 404 provides an output command signal to energize the open coil of the valve when coincidence occurs between the 'open valve' input signal OV on line 400, the complement of the 'valve is opened' indication signal VO'D provided through a complementing operator 408 from line 410, and the complement of the output of AND logical operator 412 35 provided through a complementing operator 414. The AND logical operator 412 provides an 35 output when coincidence occurs betwen an 'open torque switch' warning signal on line 416 and the complement of the 'valve is closed' indication signal VC'D provided on line 418 through complementing operator 420. The AND logical operator 406 provides an output to energize the close coil of the valve when 40 40 coincidence occurs between the 'close valve' command signal CV on line 402, the complement of the 'valve is closed' indication signal VC'D from line 418 through complementing operator 422, and the complement of the output of AND logical operator 424 provided through complementing operator 426. The AND logical operator 424 provides an output when coincidence occurs between the 'closed torque switch' warning signal CTS on line 428 and the 45 45 complement of the 'valve is opened' indication signal VO'D from line 410 provided through complementing operator 428. The 'valve is opened' indication signal VO'D provided on line 410 from a suitable sensor is used to actuate a valve opened indicator 430 through an AND logical operator 432 and an OR logical operator 434. The indicator 430 receives its valve opened actuation signal from the AND 50 logical operator 432 which provides an output when coincidence occurs between the output of 50 the OR logical operator 434 and the complement of inclusive OR result of the 'failure to respond' warning signal FTR and the 'loss of power' warning signal LOP provided through complementing operator 436. The OR logical operator 434 receives the 'valve is opened' indication signal VO'D along line 410, a signal along line 438 which is the inclusive OR result 55 55 of the 'loss of power' warning signal LOP and the 'failure to respond' warning signal FTR provided through OR logical operator 440, and another signal from the output of AND logical operator 442. This last logical operator provides an output when coincidence occurs between the complement of the 'valve is closed' indication signal VC'D from line 418 provided through complementing operator 420 and the complement of the 'valve is opened' indication signal 60 60 VO'D from line 410 provided through complementing operator 428. The 'valve is closed' indication signal VC'D provided on line 418 is used to actuate a valve closed indicator 444 through an AND logical operator 446 and an OR logical operator 448. The

indicator 444 receives its valve closed actuation signal from the AND logical operator 446 which receives the output of the OR logical operator 448. The AND logical operator 446

65 provides an output indication when coincidence occurs between the complement of the 'loss of

power' indication signal LOP provided through a complementing operator 450 and the output of the OR logical operator 448. This latter logical operator receives the 'valve is closed' indication signal VC'D along line 418, the 'loss of power' warning signal LOP from line 452, and another signal from the output of the AND logical operator 442, the inputs of which were described 5 above in connection with the operation of the valve opened indicator 430. The 'failure to respond' warning signal FTR on line 454 and the 'loss of power' warning signal LOP on line 452 are both connected to the input of OR logical operator 440. The output of the OR logical operator 440 is connected to the input of OR logical operator 434 along line 438 and to a flasher unit 456 which, when actuated, provides a periodically interrupted output 10 10 signal through complementary operator 436 to AND logical operator 432 and the indicator 430. The 'loss of power' warning signal LOP on line 452 is connected directly to a flasher unit 458 which, when actuated, provides a periodically interrupted output signal through complementing operator 450 to the AND logical operator 446 and the indicator 444. A 'computer alarm' indication DAS is provided along line 460 from the output of an OR 15 logical operator 462 which provides the inclusive OR result of the 'loss of power' warning signal 15 LOP from line 452, the 'failure to respond' warning signal FTR from line 454, and a 'loss of continuity' warning signal LOC from line 472. Fig. 6 illustrates a logic diagram for an electrically operated breaker in which the controlled device is energized by closing the breaker and de-energized by tripping the breaker open. 20 The 'start device' command signal SRT and the 'stop device' input signals for closing and tripping open the breaker are provided directly on lines 500 and 502. A 'breaker-in test' indication signal BIT is provided on line 504 to an indicator 506. A 'device is running' indication signal RUN is provided on line 508 and is used to actuate an indicator 510 through an AND logical operator 512 and an OR logical operator 514. The 25 25 indicator 510 receives its signal from the AND logical operator 512 when coincidence occurs between the output of the OR logical operator 514 and the complement of the inclusive OR result of the 'failure to respond' warning signal FTR and the 'loss of power' warning signal LOP provided through complementing operator 516. The OR logical operator 514 receives the device is running' indication signal RUN on line 508 and the inclusive OR output of OR logical 30 30 operator 548. A 'device is stopped' indication signal STP'D is provided on line 518 and is used to actuate an indicator 520 through an AND logical operator 522 and an OR logical operator 524. The indicator 520 receives its signal from the AND logical operator 522 when coincidence occurs between the output of the OR logical operator 524 and the complement of the inclusive OR 35 result of the 'loss of power' warning signal LOP and the S output of an RS latch 526 provided 35 through complementing operator 528. The OR logical operator 524 provides the inclusive OR result of the 'device is stopped' indication signal STP'D on line 518, the 'loss of power' warning signal LOP from line 530, and the S output of the RS latch 526. The RS latch 526, in cooperation with an AND logical operator 534, is adapted to provide a 40 40 warning indication signal if the controlled device, after being commanded to start, enters an uncommanded stop condition any time after the expiration of a three-second time delay period. The RS latch 526 has its S input connected directly to the output of the AND logical operator 534 and its R input connected directly to the 'start device' input line 500. The inputs of the AND logical operator 534 are connected to the 'device is running' line 508 through a three-45 45 second time delay gate 540, directly to the 'device is stopped' line 518, and to the 'stop device' input line 502 through a three-second time delay gate 536 and a complementing operator 538. When a 'start device' input signal SRT is provided on line 500, the RS latch 526 is reset. The time delay gates 540 and 536 then delay, respectively, the 'device is running' indication signal RUN and the 'stop device' command signal STP for a three-second period. At 50 50 the the expiration of this time period, these two signals are applied to the AND logical operator 534 by the respective time delay gates. If the controlled device is running, the absence of the 'device is stopped' indication signal STP'D prevents the AND logical operator 534 from providing an output to set the RS latch 526. Should the device enter an uncommanded stop condition, e.g., because of a controlled device malfunction, the presence of the 'device is 55 stopped' indication signal STP'D, the presence of the complement of the 'stop device' input 55 signal STP (which indicates that the device has not been commaned to stop), and the presence of the 'device is running' indication signal RUN (which will continue to be applied to the AND logical operator 534 for a three-second period by the time delay gate 540) will cause the AND logical operator 534 to set the RS latch 526 which then provides a warning indication signal 60 through an OR logical operator 542, a flasher unit 532, a complementing operator 528, and an AND logical operator 552, described below. The 'failure to respond' warning signal FTR on line 544 and the 'loss of power' warning signal LOP on line 530 are both connected to the input of OR logical operator 548. The output of the OR logical operator 548 is connected to the input of OR logical operator 514 and to the 65 flasher unit 546 which, when actuated, provides a periodically interrupted output signal through 65

65

complementary operator 516 to the AND logical operator 512 and the indicator 510. The 'loss of power' warning signal LOP on line 530 is connected through the OR gate 542 to the flasher unit 532 which, when actuated, provides a periodically interrupted output signal through complementing operator 528 to the AND logical operator 522 and the indicator 520. A 'computer alarm' indication signal DAS is provided along line 550 from the output of the 5 OR logical operator 522 which provides the inclusive OR results of a 'loss of continuity' warning signal LOC provided on line 554, the S output of the RS latch 526 provided on line 556, the 'failure to respond' warning signal FTR provided on line 544, and the 'loss of power' warning signal LOP provided from line 530. Fig. 7 illustrates the logic diagram for a motor starter for starting a motor driven device such 10 as a fan, pump, or the like in which the device is started when the motor starter is energized. The 'start' input signal SRT for energizing the motor starter and the 'stop' input signal STP for de-energizing the motor starter to stop the controlled device are provided, respectively, on lines 600 and 602 with these two commands being directed to the S and R inputs of an RS 15 latch 604 which provides the output command signal to the motor starter on line 606. 15 A 'device is running' indication signal RUN is provided on line 608 and is used to actuate an indicator 610 through an AND logical operator 612 and an OR logical operator 614. The indicator 610 receives its actuation signal from the AND logical operator 612 when coincidence occurs between the output of the OR logical operator 614 and the complement of the inclusive 20 OR result of a 'failure to respond' warning signal FTR and the 'loss of power' warning signal 20 LOP provided through complementing operator 616. A 'device is stopped' indication signal STP'D is provided on line 618 and used to actuate an indicator 620 through an AND logical operator 622 and an OR logical operator 624. The indicator 620 receives its signal from the AND logical operator 622 when coincidence occurs 25 between the output of the OR logical operator 624 and the complement of the inclusive OR 25 result of the 'loss of power' warning signal LOP and the S output of an RS latch 626 provided through a complementing operator 628. The OR logical operator 624 provides the inclusive OR result of the 'device is stopped' indication signal on line 618, the 'loss of power' warning signal LOP from line 630, and the S output of the RS latch 626. 30 The RS latch 626, in cooperation with an AND logical operator 634, is adapted to provide a warning indication signal if the controlled device, after being commanded to start, enters an uncommanded stop condition any time after the expiration of a three-second time delay period. The RS latch 626 has its S input connected directly to the output of the AND logical operator 634 and its R input connected directly to the 'start' output line 606. The inputs of the AND 35 35 logical operator 634 are connected to the 'device is running' lie 608 through a three-second time delay gate 640, directly to the 'device is stopped' line 618, and to the 'stop device' input line 602 through a three-second time delay gate 636 and a complementing operator 638. Whn a 'start device' input signal SRT is provided on line 600, the RS latch 626 is reset. The time delay gates 640 and 636 then delay, respectively, the 'device is running' indication signal 40 RUN and the 'stop device' command signal STP for a three-second period. At the expiration of 40 this time period, these two signals are applied to the AND logical operator 634 by the respective time delay gates. If the controlled device is runnig, the absence of the 'device is stopped' indication signal STP'D prevents the AND logical operator 634 from providing an output to set the RS latch 626. Should the device enter an uncommanded stop condition, e.g., because of a 45 controlled device malfunction, the presence of the 'device is stopped' indication signal STP'D, 45 the presence of the complement of the 'stop device' input signal STP (which indicates that the device has not been commanded to stop), and the presence of the 'device is running' indication signal RUN (which will continue to be applied to the AND logical operator 634 for a threesecond period by the time delay gate 640) will cause the AND logical operator 634 to set the 50 50 RS latch 626 which then provides a warning indication signal through an OR logical operator 642, a flasher unit 632, the complementing operator 628, and the AND logical operator 622 to the indicator 620 and a warning indication to an OR logical operator 658. The 'failure to respond' warning signal FTR on line 644 and the 'loss of power' warning signal LOP on line 630 are both connected to the input of OR logical operator 648. The output 55 of the OR logical operator 648 is connected to an input of OR logical operator 614 and to the 55 flasher unit 646 which, when actuated, provides a periodically interrupted output signal through complementing operator 616 to AND logical operator 612 and the indicator 610. The 'loss of power' warning signal LOP on line 630 is connected through OR logical operator 642 to a flasher unit 632 which, when actuated, provides a periodically interrupted output signal through 60 60 complementing operator 628 to the AND logical operator 622 and the indicator 620. A computer alarm signal DAS is provided at the output of the OR logical operator 658 which provides the inclusive OR result of the 'failure to respond' warning signal FTR from line 644,

the 'loss of power' warning signal LOP provided from line 630, the S output of the RS latch 626 provided on line 660, and a 'loss of continuity' warning signal LOC provided on line 662.

The overall organization of a single board computer suitable for use in accordance with the

	present invention is shown in Figs. 8A and 8B. The particular computer illustrated is based on the Intel 8085 Microprocessor and its associated support IC's (integrated circuits) which provide a general purpose programmable computer. This processor, as is common with other general purpose MPU's, includes an arithmetic logic unit, an accummulator, flag storage register, program counter, stack pointer, and a plurality of user-accessible operating registers (B, C, D, E,	5
5	H, and L); and is operable in various addressing modes including immediate, direct, indirect, and relative addressing modes. It is understood that the computer organization illustrated in Figs. 8A and 8B is merely exemplary or representative of a large number of microprocessor-	
10	based single board computers that are suitable for use in accordance with the present invention and that the organization is schematic or representational in form, the actual interconnections and functional/control signal relationships of the various integrated circuits being known in the art as explained, e.g., in <i>An Introduction to Microprocessors</i> by Osborne, A. et al (Berkely, Cal., 1977) Vol. II, pp. 5–1 to 5–75; and the <i>MSC-85 User's Manual</i> published by the Intel	10
15	Corporation, Santa Clara, California. The microprocessor 700 is an 8-bit general purpose processor (Intel 8085) that provides a 16-bit address buss 702, an 8-bit data buss 704, and a control buss 706. The upper 8 bits of the address buss 702 are provided directly from the processor and the lower 8 bits are	15
20	multiplexed from the data buss through a latch 708 (Intel 8212). The control buss 706 provides the interconnections between the processor 700 and the various support integrated circuits (IC's) on the computer board as well as the inter-IC control signal interconnections. The control signals include, e.g., read/write, address, latch, interrupt, hold, clear, inhibit/enable, clock, and reset control signals; and input, output and memory management signals. The various busses, or portions thereof, are connected to the remaining integrated circuits on the	20
25	computer board to provide address, data, and control signals thereto. The computer is interfaced with the inter-communication busses through a user configurable programmable peripheral interface 710 (Intel PPI 8155) which provides 256 bytes of static RAM (random access memory) a real-time delay, and a plurality of input/output lines which are configured to provide	25
30	an input port 710a and an output port 710b, both ports of which are connected to a bidirectional buffer 712, and a control port 710c that is connected to a control buffer 714. The processor 700 interconnects through the address, data, and control busses with 8-bit read only memories (ROM) 716 and 718 and a 1-bit random access memory (RAM) 720. In the peferred embodiment of the computer, the ROM's 716 and 718 are mounted in DIP (dual in-line	30
35	package) sockets and preferably provide between 1K and 8K of memory, and the RAM 720 is hardwired in place and provides 1K of static memory. The ROM 716 contains the monitor and master control program and the ROM 718, which functions as the user alterable interconnection device (UAID), specifies the interconnection between selected portions of the master program and the controlled device. The RAM 720 functions as a general purpose storage register for miscellaneous 1-bit data developed by the	35
40	master program in ROM 716.	40
45	signals, and the decoder 724 decodes the uppermost 8K address blocks decoded by the decoder 722 into eight 1K-blocks with the output of this decoder used to provide various on-board circuit enable signals. The decoder 726 is also a one-of-eight decoder that operates with an address buffer 728 to further decode a selected block of addresses to provide enable signals for various of the input/output cards $I/O_{1,2}, \ldots I/O_{n-1}, I/O_n$ existing within the system and various other on-board	45
50	circuits. An eight-to-one multiplexer and associated buffers 732a, b, ch allows the processor 700 to determine the status of various 24 volt D.C. lines 734a, b, c,h. The multiplexer 730 is	50
55	enabled by an appropriate chip select and gates a selected input to the data buss for evaluation by the processor 700. Another multiplexer 736 and associated buffers 738a, b, c,h allows the processor to provide a 24 volt D.C. output on selected lines 740a, b, c,h. As in the case of the multiplexer 730, the multiplexer 736 is enabled by an appropriate chip select signal and	55
en.	decodes a selected portion of the address buss to provide the 24 VDC output. A decoder 742 and an associated latch 744 are provided to selectively enable a multi-LED display 746. The display is under software control and is used to provide an on-board indication of various control conditions or an indication of various program milestones. The decoder 742 also provides chip enable signals to two buffers 750 and 752 which are connected,	60
50	respectively, to multi-digit DIP switches 754 and 756. These switches are user accessible and permit user selected information (e.g., time delay) to be utilized by the master program. In addition to the structure described above, the single board computer includes power regulation, over-voltage and over-current protection; power-up and power-down sequence	
65	controls; various resets; connectors for effecting the interface of the computer with various	65

select line.

5

10

15

20

25

30

35

40

45

50

55

60

65

busses and peripheral devices, including expansion devices; and structure for effecting data accuracy checks, e.g. complement error detection circuitry.

The computer is adapted to interface with a variety of input/output circuit boards $I/O_{1,2,3}\dots I/O_{n-1}$, I/O_n , each of which is designed to provide a particular set of control voltages and currents to various of the controlled devices. While these input/output boards are not specifically illustrated, representative input/output boards in accordance with the preferred embodiment include 8 channel multi-voltage (24VDC, 48VDC, 125VDC, 120VAC) cards; 8 channel 120 VAC cards; 8 channel 125VDC cards; 8 channel lamp driver cards; 8 channel relay contact cards; various single and dual coil 120VAC and 125VDC drivers; and various serial and parallel data converters.

The central, supervisory computer SC is connected to each single board computer SBC via the intercommunication buss DHY which includes (Fig. 9) an information or data portion DHY_a and address portion DHY_b that is used by the supervisory computer SC to sequentially address or poll each single board computer SBC in the system. As the supervisory computer SC polls each single board computer SBC, it monitors for malfunction and alarm indications at each polled computer and, in addition, can request information and data for record keeping purposes. In the preferred form, as shown in Fig. 9, the single board computers SBC_{1,2,...n} are mounted in conventional racks (not shown) with each rack containing a motherboard 800 that is designed to accommodate a predetermined number of single board computers SBC. Each rack also includes a signal expansion/buffer board I/O_x that is used by the supervisory computer to assist in selecting a particular single board computer SBC.

The address portion of the intercommunication buss DHY is divided into three sub-busses, a rack select sub-buss RS, a card select sub-buss CS, and a point select sub-buss PS, that are connected to both the signal expansion/buffer board I/O_x and the motherboard 800 of each rack. The rack select sub-buss RS is an eight line buss that provides a one-of-eight output decoded from the supervisory computer address buss, and the card select sub-buss CS is a four-line buss that provides a one-of-four output decoded from the supervisory computer address buss. The point select sub-buss PS is a three-line uncoded binary output, also from the supervisory computer.

As shown in Fig. 10, the rack select and card select sub-busses, RS and CS, each are connected, respectively, to "jumper pad" type terminations 802 and 804 located on the mother-board or, if preferred, another specially provided printed circuit board (not shown). The eight rack select lines each terminate at a pin 802_{a,b,c,...h} and the four card select lines each terminate at a pin 804_{a,b,c} and d. A pin 802₁, located adjacent the pins 802_{a,b,...h} and another pin 804_E, located adjacent the pins 804_{a,b,c}, and d, are provided to permit a hard-wire jumper (broken-line illustration) to be connected between a selected line of the rack select sub-buss RS and the pin 802₁ and another jumper (also shown in broken-line illustration) to be connected between the pin 804_E and a selected line of the card select sub-buss CS. The pins 802₁ and 804_E are connected to the inputs of an AND gate 806 which provides an enable output when 40 coincidence occurs between the jumper-selected rack select line and te jumper-selected card

The point select sub-buss PS is connected to an eight-to-one decoder 808 which is located on the signal expansion/buffer board I/O_x and receives its enable signal from the AND gate 806. When the jumper selected lines of the rack select and the card select sub-busses, RS and CS, go to a predetermined logic state (e.g., binary high or binary low), the decoder 808 is enabled to select a particular output line as determined by the point select sub-buss PS. These output lines, are, in turn, connected to the single board computers located in the selected rack and function to enable the single board computer addressed by the supervisory computer SC. As can be appreciated, the circuitry of Fig. 10 enables the central supervisory computer SC to select one of several hundred single board computers.

A demonstration master program for use with the single board computer described above and which includes instruction sequences that correspond to the logic control functions and command sequences of the controllers illustrated in Figs. 2–7 is provided hereinafter under listings 1, 2A, 2B, and 2C; and UAID contents that correspond to the controllers illustrated in Figs. 2–7 are listed under listings 3A, 3B, 3C, and 3D. The various program statements are written in 8085 assembly-level language as described in, e.g., the 8080/8085 Assembly Language Program Manual (1977) published by the Intel Corporation, Santa Clara, California. Listing 1 is the monitor program that functions on cold start to condition the microprocessor

and the associated integrated circuits to function in response to the program listings in listing 2A, 2B and 2C and to provide the intercommunication buss service routine. The monitor program, a detailed understanding of which is not necessary to an understanding of the present invention, establishes the stack; the interrupt handling procedures; preconditions various registers including the various flag registers and the direction control registers of the programmable peripheral interface; resets or sets the various latches, timers, buffers, and other circuits; and preloads various registers or latches with selected binary information. The function of the

10

20

25

30

35

40

45

50

55

60

65

monitor is discussed, e.g., in the *SKD-85 System Design User Manual* (1977) pp. 6–1 et seq. published by the Intel Corporation, Santa Clara, California.

Listings 2A, 2B, and 2C are the 'master' program which interacts with the UAID address locations to effect control and monitoring of the controlled devices. Listing 2A, from program sequences 29–133, provides the program steps necessary to perform the malfunction and alarm monitoring of each control device; program listing 2B, from program sequences 139–232, includes the program steps necessary to effect actual control of the controlled devices in combination with the contents of the UAID, and listing 2C includes the various sub-routines called for by the program listings 2A and 2B including a multiply, a time delay, a flasher 10 control, and a flip-flop sub-routine.

An appreciation of the present invention may be best obtained by consideration of the 'actual control' portion of the master program, that is, listing 2B (program sequence 139–232), which contains the program steps necessary to effect the logic control functions and/or command sequences for all the controlled devices of Figs. 2–7. The master program is designed to address a block of addresses prereserved for the UAID, namely addresses 2000–204A(Hex). Of these addresses, locations 2000–2026_H are reserved for the 'malfunction/alarm program' listing 2A, and addresses 2028–204A_H are reserved for the 'actual control program' listing 2B.

In Fig. 11, the first 12 program sequence steps for the 'actual control program' portion of the master program, that is, listing 2B, have been reproduced along with the corresponding UAID address locations and UAID location contents associated with these 12 steps for the relatively sophisticated electrically operated breaker of Fig. 6 and the simpler solenoid operated valve of Fig. 2.

During program sequences 139–140, the processor 700 (Fig. 8), operating in an indirect addressing mode, accesses address 2028 of UAID 718 (which is predesignated as I/O input 25 #14) and transfers the binary information, e.g., 00000001) from the I/O port designated in that location to the processor B register, and during program sequences 141 and 142, the processor 700 access address 2038 of the UAID 718 (which is predesignated as I/O output #1C) and copies the binary information contained in its B register to the I/O port designated in this latter UAID location. For an UAID 718 configured for an electrically operated breaker, as illustrated in Fig. 11, the address 2028 directs the processor to I/O port locations E010, which is the start switch input port, and the address 2038 directs the processor to I/O location E039, which is the start command signal output port. Thus, as a single board computer adapted to control an electrically operated breaker sequences through steps 139 through 142, binary information which can represent the 'start device' input signal is transferred from the appropriate input port to the appropriate output port to effect device starting.

During program sequences 143 and 144, the processor 700 accesses address 202A of the UAID 718 (I/O input #15) and copies the binary information from the I/O port designated therein to the processor C register, and during program sequences 145 and 146, the processor accesses address 203A of the UAID 718 (I/O output #1D) and copies the binary information 40 from the C register to the I/O port designated in this latter UAID location. For a UAID configured for the electrically operated breaker, as shown in Fig. 11, the address 202A directs the processor to I/O location E011, which is the stop switch input port, and the address 203A directs the processor to I/O location E038, which is the stop command signal output port. As a single board computer adapted to control an electrically operated breaker sequences through 45 program sequences 143 to 146, a binary word that can represent the 'stop device' input signal is transferred from the appropriate input port to the output port to effect device stopping.

UAID 718 (I/O input #16) and copies the binary information from the I/O port designated in this location into the processor A register (the accummulator), and during program sequences 149 and 150, the processor accesses UAID address 203C (I/O output #1E) and copies the binary information from the processor A register to the I/O port designated in this latter UAID address. For a UAID configured for an electrically operated breaker, the address 202C directs the processor to I/O location E03C, which is the 'breaker in test position' input indication signal, and the UAID address 203C directs the processor to I/O output location E01A which the output port for the 'breaker in test position' indicating lamp. As a single board computer adapted to control an electrically operated breaker sequences through program steps 147 to 150, the appropriate 'breaker in test position' input signal is transferred from the input port to the appropriate output port to provide the output indication signal.

During program sequences 147 and 148, the processor 700 accesses address 202C of the

The UAID 718 contents for a solenoid operated valve for program sequences 139 to 150, as also shown in Fig. 11, are different from that for the UAID location contents for the electrically operated breaker as discussed above. For the solenoid operated valve, only UAID locations 2028 and 202A contain actual I/O port addresses while the remaining UAID addresses for the solenoid operated valve, that is, addresses 2038, 203A, and 202C and 203C contain spare address information (FFFF). The spare address information is chosen so that the logic control functions and/or command sequences of the master program in the ROM 716 (Fig. 8) that do

40

45

45

not correspond to the solenoid operated valve are not effective to provide control over the controlled device as a result of the so-chosen spare address information.

The difference between the UAID 718 contents for the electrically operated breaker (Fig. 6) and solenoid operated valve (Fig. 2), which difference is illustrated in Fig. 11 and in the 5 comprehensive listings 3A and 3B, arise from the differences in the logic control functions and/or command sequences of these two controlled devices. For example, the close and open lines 100 and 102 of the solenoid operated valve (Fig. 2) are connected to and function through an RS latch 104, while the electrically operated breaker (Fig. 6) does not require an RS latch function. Consequently, the UAID 718 contents for an electrically operated breaker allow 10 10 program sequences 139 to 146 to move start or stop commands directly from the appropriate input port (that is, I/O input port addresses E010 and E011) to the appropriate output port (that is, I/O output port addresses E039 and E038), while the UAID 718 contents for a solenoid operated valve cause program sequences 139 to 146 to hold the start or stop commands until an RS latch sub-routine is called up. Likewise, the electrically operated breaker 15 of Fig. 6 includes a 'breaker in test position' input 504 and an associated indicator 506 while 15 the solenoid operated valve of Fig. 2 does not include a similar logic function. Consequently, a UAID configured for an electrically operated breaker would include in the UAID addresses 202C and 203C the input and output address information for the 'breaker in test position' indication signal BIT (that is, I/O port address E03C) and the indicator 506 (that is I/O port E01A) while 20 20 the same UAID locations in a UAID configured for a solenoid operated valve would contain the spare address information FFFF. A complete listing of UAID contents for the 'malfunction/alarm' listing 2A and for the 'actual control' listing 2B for the various controlled devices of Figs. 2-7 are provided under listings 3A, 3B, 3C and 3D. 25 As can be readily appreciated, the present invention permits a single master program, 25 containing the logic control functions and command sequences for an entire system, to be readily adapted to a particular one of a plurality of diverse control devices which exist within the system. This aspect of the invention is particularly significant since it is possible for industrial control system personnel, who may be untrained in low-level assembly or machine-level 30 languages and who may also be reluctant to learn such languages, to easily adapt a single board 30

30 languages and who may also be reluctant to learn such languages, to easily adapt a single board computer containing a master program to any one of the control devices within the system. When the master program is written, the inputs and outputs for the various logic control program are associated with and identified by assigned UAID addresses. To thereafter configure a single board computer containing the master program to a particular controlled device within the system, the I/O port addresses of the particular device that provide the inputs and outputs for the devices's logic control function and/or command sequences are loaded into the UAID

addresses that correspond to the desired logic control function and/or command sequence portion(s) of the master program. The remaining UAID addresses, which provide the inputs and outputs for the logic control functions and/or command sequences of the master program that 40 do not correspond to logic contro and/or command sequences of the controlled device, are loaded with spare or other nonoperative addresses to prevent the noncorresponding program portions from effecting any control over the controlled device. Since the UID takes the form of

portions from effecting any control over the controlled device. Since the UID takes the form a programmable read only memory (PROM), the UAID may be quickly and conveniently configured with a field-portable PROM programmer.

As will be apparent to those skilled in the art, various changes and modifications may be

As will be apparent to those skilled in the art, various changes and modifications may be made to the present invention without departing from the scope of the invention as recited in the appended claims.

_
<u></u>
₽
C
-
¥
S
-
Ы

		SET EQUAL TO ACTUAL NO. OF T.D.'S SYSTEM CAN	STACK EVENT INP	AL,	ERCOM. PORT OUTPUT, INTERCOM. PC	SET EQUAL TO NO. OF 7 BIT BYTES OF OUTPUT DATA REQUIRED BY INTERCOM. BUSS		TURN OFF FINAL SVDC	, RESET COMPLEMENT ERROR	, RESET I/O LATCHES
STATEMENT	FW1.		OFC80H (0FS81H (0E800H ()	J ,	0FC82H · , INT ICIDSL+(NUMIIB*7)		ICODSL+(NUMIOB*7)	A,00 H, 0E07BH, M,A	н м, и	м, A н, оевоон 8,00
SOURCE	NAME	EQU	EQU EQU	EQU	EQU EQU	EQU	EQU ORG	MVI LXI MOV	INX MOV	MOV MOV MVI
SEQ	H 2 E 4 E 9 C 8 6	10 11 NUMTD	12 13 TOS 14 ICIDSF 15 ICIDSL	17 NUMIIB	18 19 ICODSF 20 ICODSL	22 NUMIOB	24 SALBDS 25	• • • • • • •	30 31 6	œ
TOC OBJ		0005	FC80 FC81 E800	0001	FC82 E807	0001	ŗ		27	0008 77 000B 2100E 000E 3E00

	FILL 8 BIT RAM WITH 00	• •		.	_	LOW ORDER E	, JUMP TO POWERUP ROUTINE			, JUMP TO TRAP INTERRUPT ROUTINE	•••	JUMP TO TIMER SERVICE ROUTINE				, JUMP TO INTERCOM. INPUT ROUTINE	•		aktanioa andanio modaamat on amit	JOHR TO INTERCOM COLFUI MODITURE			and different	LOAD HI ORDER BYTE OF TIMER	, INITIALIZE 8155		L 0	, INITIALIZE BUBS INTERKUFTS				
S	н А,Н	нд 10	MEMRES	SP, TOS	А, 80н	84H	FWRUP		24H	RTRAP	2CH	TIMER		34H		NITNI		ЗСН	ELLOBINE	TULOUL	44H	1	8,0E5H		A, OF AH	вон	A,18H	•	E, 03	H,OFFOOH	‡ = = =	A, fi
SOURCE	MOV	CPI	ZNC	LXL	MVI	OUT	JIMP		ORG	JMP	ORG	JMP	 	ORG		JMP		ORG	F	4MD	ORG		MVI	OUT	MVI	OUT	MVI	SIM	MVI	LXI	NCX NCX	2
SEQ 36	3/ 38	39	40	41	42	43	44	45	46	47 48 TRAP	50	52 RST55:		54	55	56 RST65:	57	28	1	60 RST75: 61	. 62		64 PWRUP:	69	99	29	89	69		71 PWRDEL:		13
0,0	0011 23 0012 70		0015 C20E00	$\boldsymbol{\sigma}$		/ 1			0024	0004 C30000E	002C	000980 5000		0034	J	0034 C39600		003C	,	003C C3E600	0044		44	46	48	004A D380	4C	4E 30	4 F	0051 2100FF	54	52

																	DELAY NOT TIMED		r miner	ייינדד ז
	P DELAY		FINAL SVDC	M,A , RESET I/O LATCHES AGAIN		* EACH TIME DELAY *	* *	TIME OF THE T.D.	*************************************						MEM. (FIRST T.D.)		THE DELAY INPITE ON AND TIME		HAMIT TO THAT CHACA HOI CONI WHITH SHY	den inck. bow orden bite o
	, POWER UP DELAY		O NTUTY,	I KESET I	, , , , , , , , , , , , , , , , , , ,	ROUTINE-	T.D. IS TIMING		****						TOP OF MEM.		THE ST	THE T CT /		
E STATEMENT	00 PWRDE1	E PWRDEL H,0E07BH A,01	м, н н	• • •	* *			ONTAIN THE	* * *		•	Ω	H	PSW	D, NUMTD H, OFCFFH	E,M	A, E	1008 80H		TIMER 2
SOURCE	CPI JNZ	DCR JNZ LXI MVI			*****	ME D	T 15	TS	******		IER:				MVI	TER1:			DCX	
SEQ	74	76 77 78 79	80 81 82	83 84 85 JMP	86 ****	83* TI 89* TV	IM *06	91* BI 92* BI	*** 76	95	96 TIMER	97	98	66	100	102 TIN	103	104 105	106	107
1.0C OBJ	10.00	005B 1D 005C C25100 005F 217BE0 0062 3E01	65	63 69			-				6C F	6D D	E E	6F F	0070 1605 0072 21FFFC	75	76	0077 E6CD 0079 FE80	7B 2B	007C C20900

																			* *	: -} :	k -	* •	* +	ĸ ·	* •	*	*	* *					
				INCR. LOW ORDER BYTE IS IT 0 - IF YES		, INCR. HIGH ORDER BYTE				IF THIS THE LAST TIME DELAY - IF NO REPEAT	ABOVE PROGRAM FOR NEXT DELAY - IF YES RETURN,	•RESTORE REGISTERS AND RETURN							*******************			ROUTINE -	COMMAND	DATA		THEN RESET DATA BYTE CTR.		*****					
				NCR.		•													+	K K K			11	II	0. THRU (0 =		****					
STATEMENT	A, M	Ą		, AFTER I	Ħ	н	M,E	н	н	Ω	A,D	00	TIMER 1	PSW	н	Ω			+++++++++++++++++++++++++++++++++++++++	* * * * * * * * * * * * * * * * * * * *		BUS	- BIT $7 = 0$	BIT 7.=	BITS 0.T	0 THRU 6		******			Ω	H	PSW
SOURCE ST	MOV	INR	MOV	TIMER 2	INR	INX	MOV	DCX	DCX	DCR	MOV	CPI	JNZ	POP	POP	POP .	EI	RET	4 4 4	* * *		INTERCOMMUNICATIONS	BYTE FORMAT .			IF BITS		****		DI	PUSH	PUSH	PUSH
								•	TIMER2:						•	•			4	K K K	*	* INTERC	* DATA B	*	*	1 *	*	****		INTIN:			
SEQ	108	109	110	JNZ	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128	129	130	131	132	133	134	135	136	137	138	139	140
				111									_																				
OBJ	7E										7.A	FE0																		ᄺ	ກຣ	凹	단
roc	007F	0800	0081	0082	0085	9800	0087	0088	0089	008A	008B	0080	3800	0091	0092	0093	0094	0095							-					9	0097	σ	6

				N.
READ DATA FROM INTERCOM PORT	, IS DATA A RESET DATA BYTE CTR COMMAND	MUST RESTORE ALL REG. AND EI		, JUMP TO NO. OF DATA BYTES DISAGREEMENT ERROR, RE-ENTRY FOR DATA BYTE ERROR ROUTINE ROUTINE
H, ICIDSF 81H A	DATA. 00 RESISTOR CMDDEC	M,00 EINTIN D,A	A,NUMIIB 01 H,ICIDSL DATA2 H H,ICIDSF	M IERROR · E, M E DATA2 A, L O7 L, A
LXI IN ORA RAL	JC CPI JZ RAR	MVI JMP RAR MOV	MVI CPI LXI JZ PUSH LXI INR	CMP JC MOV POP DCR JZ MOV ADI
			יששמומומומומו	
	FE CA	36 C3 1F 57	00B4 3E01 0036 FE01 00B8 2100E8 00BB CAD400 00BE E5 00BF 2181FC	00C3 BE 00C4 DA0000 00C7 5E 00C8 E1 00C9 1D 00CA CAD400 00CC CAD400
	2191FC 141 LXI H, ICIDSF DB81 142 IN 81H B7 143 ORA A 17 144 RAL	2191FC 141 LXI H, ICIDSF , READ DATA FROM INTERCOM PORT B7 143 ORA A A B200 145 CPI DATA CADDO 145 CPI ORA GADO 146 JZ RESISTOR , IS DATA A RESET DATA BYTE CTR COMMAND 147 JZ RAR CADDEC , JUMP TO COMMAND DECODER WARNING:	191FC 141	191FC 141 LXI

														*****************		ROUTINE-		*****************										
STATEMENT	DATA1 E,07	M M	ш	EINTIN	니		DATA3	PSW	п	ı. Q				*********		INTERCOMMUNICATION BUSS OUTPUT SERVICE ROUTINE	•	******			Ω	Ħ	PSW	H,ICODSF	M	A, NUMIOB	Σ	RESINT
SOURCE ST	JMP DATA2: MVI	DATA3: MOV	DCR	JZ	INR	RRC	JMP	EINTIN POP	POP	POP	EI	RET		***********		INTERCOMMUNICATION		*****		INTOUT: DI	PUSH	PUSH	PUSH	LXI	INR	MVI	CMF	30
SEQ	171 172 Di	. 4 . 4	7	\sim	\sim	7	7	80	$^{\circ}$	æ	æ	ω	æ	* 98	80.	α	æ	9	σ	92	g	9	g	9	9	6	٠ رد	0
LOC OBJ	0001 030900 0004 1E07		1D			0000 OF																				00EE 3E01		00F1 DA1B01

SOURCE STATEMENT		H		A, L			TNI	ы	D, O			•		J D,A		INTO4		E INTO3				I M,00							H	Q
sou	MOV	DCF	JZ	MO	ADI	MOM	JMP	Ş	S E	MO	AN	OR	RR	QW W	DC	32	Z	N.	RR	OR	E S	MV	M	Ď	PO	PO	PO	H	Æ	END
		INTO1:		•				INTO2:		INTO3:							m	•	INTO4:		01	RESINT:	-1 1	5 EINTOU:	٠.	7	æ	6	0	2
SEQ	201																													
OBJ 8	5E	210750 10	15 DA0301	70	0607	6F	C3F800	lE07	1600	7E	E601	В2	0.F	57	10	CA1501	2C	C30701	0F	F680	C31F01	3600	3E00	D382	Fl	El	Dl	FB	60	
LOC	00F4	0.400	00F9	OOFC	OOFD	00FF	0100	0103	0105	0107	0109	010A	0109	010C	010D	010E	0111	0112	0115	0110	0118	011B	0110	011F	0121	0122	0123	0124	0125	

2A
D
⊏
-
تنب
S
عبناه
_

SOURCE STATEMENT		NAME MASTER PROGRAM. CSEG	EXTRN SAIBDS, DATAR PUBLIC PROG, CMDDEC, IERROR, RTRAP	SAIBDS = THE STRATING ADDRESS OF THE 1 BIT RAM USED AS INTERNAL STORAGE REGISTERS	EQU 2000H ,STARTING ADDRESS OF . ,PROM #2 (UAID)	35.5	**************************************	LHLD SAPPP+2*1 MOV A,M ,I/O INPUT #0 LHLD SAPPP+2*1 MOV B,M ,I/O INPUT #1 ORA B MOV D,A LHLD SAPPP+2+5 LHLD
Ø		2 0			щ	щ	* * *	HZHZUZH
SEQ 1	7 m 4 m 0 t a 6 0 t	11	1	113 118 20	21 SAPPP 22	23 ATTDPS	225 225 24 28	29 PROG: 31 32 34 35
-								
OBJ					0			0 2A0020 3 7B 4 2A0220 7 46 8 B0 9 57 A 2A0A20
LOC					2000	2022		70000

	I/O INPUT #5						I/O INPUT #2		, ADDRESS OF T.D. #1		, CALL FLASHER CONTROL ROUTINE		,	,I/O OUTPUT #D		,I/O INPUT #4		,ADDRESS OF T.D. #2					,I/O INPUT #3			T.D. #3	F T.D. #	, CALL T.D. OUTPUT CONTROL KOUTINE	1	, ADDRESS OF T.D. #4
STATEMENT	A, M		C,A	Д	D, A	SAPPP+2*2	A,M	ပ	H,OFCFFH	TDINC	FLASH	Ω	SAPPP+2*ODH	M, A	SAPPP+2*4	A, M		H, OFCFDH	TDINC			SAPPP+2 3	X	D, A	Ω	H,OFCFBH	D,ATTOPS	TOOUTC	ပ	H, OFDF9H
SOURCE	MOV	CMA	MOV	ORA	MOV	THID	MOV	ORA	LXI	CALL	CALL	ANA	THTD	MOV	. CIHI	MOV	CMA	LXI	CALL		CMA	THLD	ORA	MOV	PUSH	LXI	LXI	CALL	ORA	LXI
SEQ	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	09	61	62	63	64	65
LOC OBJ		00E 2F	OF	010)11	012	015	910	017 21FFF	Ola CDC001	010	020 A2	021	024	025	7E	029	02A 21FDF	002D CDC001C		030 2	031	034 B	035 B	0360	037 21FBF	038 1	039 007F0	0040 Bl	041 3

roc o	ОВЈ	SEQ	SOURCE STA	STATEMENT	
044	000010	99	CALL	TDING	TDINC
047	Ę	29	POP	Ω	
048	12	89	ORA	Q	
049	2.	69	MOV	D, A	
04A)DD301C	70	CALL	FLASHC	
04D	5	71	ANA	D	
004E 2	2A1020	72	LHLD	SAPPP+2*0EH	
051	7	73	MOV	M, A	,I/O OUTPUT #E
052	A0C20	74	LHLD	SAPPP+2*6	
055	9:	75	MOV	D,M	,I/O INPUT #6
950	A0820	76	THID	SAPP+2*4	
059	Ē		MOV	A, M	'I/O INPUT #4
05A 2	A0E20	7.8	LHLD '	SAPPP+2*7	
050 3	Ē	79	MOV	E, M	'I/O INPUT #7
05E	33	80	ORA	ഥ	
05F	1000	81	LXI	H,SAlbDS	
062	DF 501	82	CALL	FLFLPC	, CALL FLIP-FLOP CONTROL ROUTINE
90	'A'	83	MOV	A,D	
		84		•	
990	0	85	ORA	В	
290	<u></u>	86	MOV	D, E	
890	1010	87	LXI	H.SAlBDS+1	,ADDRESS OF INT. STOR. REG. #1
06B	00F501 C	88	CALL	FLFLPC	, CALL FLIP-FLOP CONTROL ROUTINE
190	五,	89	MOV	A, M	
06F	10000E	06	LXI	H,SAlBDS	
072	36	16	ORA	M	
073	1FEF	92	LXI	H,OFCFBH	,ADDRESS OF T.D. #3
920	DC001C	93	CALL	TDINC	
0079 2	A102	94	THILD	SAPPP+2*+8	
07C	7E	95	MOV	A, M	'I/O INPUT #8

LOC OBJ	SEQ	SOURCE ST	STATEMENT	
)7D 2F	. 96	CMA		· !
)7E 01F7FD	97	LXI	H,OFDF7H	, ADDRESS OF T.D. #5
181 CDI	98	CALL	TDINC	
84 11 2	~	LXI	D, SAPPP+2*13H	H , ADDRESS OF T.D. #5 FRESET VALUE
)87 CD7F0	$\overline{}$	CALL	TDOUTC	
18A A	$\overline{}$	ANA	В	
)8B4	_	MOV		
BC 21FDF	\sim	LXI	H, OFCFDH	ADDRESS OF T.D. #2
)8F 1	$\overline{}$	LXI	D,SAPPP+2*12H	H , ADDRESS OF T.D. #2 PRESET VALUE
)92 CD7F0	\sim	CALL	TDOUTC	
195 AO	$\overline{}$	ANA	В	
3 960	$\overline{}$	MOV	D, A	
197 2	$\overline{}$	LHLD	SAPPP+2*0CH	
19A 7E	\sim	MOV	A, M	JT #C
39B 210		LXI	H,SAlBDS+2	ADDRESS OF INT. STOR. REG. #2
OSE CDF50		CALL	FLFLPC	
JA1 7E		MOV	A, M	
JA2 2		THID	SAPPP+2*0FH	
DAS 77		MOV	M, A	'I/O INPUT #F
3A6 2	_	LHLD	SAPPP+2+0AH	
0A9 7E		A, M.		##A
DAA 2	_	LHLD	SAPPP+2+00H	
OAD 8	~~-	ORA	Σ	'I/O INPUT #B
OAE 2	_	CMA	-	
0AF 81	\sim	ORA	O	
0B0 2	\sim	LHLD	SAPPP+2*9	
0B3 E	(V	ORA	M	,I/O INPUT #9
0B4 4	(\	MOV	B,A	
0B5 1	(1	LXI	H, OFCFBH	, ADDRESS OF T.D. #3
0B8 7E	(7	MOV	A, M	
OB9 FEC	(V	CPI	OCOH	
OBB D20	(V	JNC	TD3T0	
BBE 3E0	CA	MVI	A,02	-
00C0 C34500 C	6	JMP	TD3CON	
0C3 3E0	(' '	MVI	A,01	

Listing 2B

												-			-			,			-	#										,
																		÷	-			REG.				٠.		-				
		****	*	***		٠																STOR.						=				
	,I/O OUTPUT #10	******************	RAM PORTION	*********			,I/O INPUT #14		,I/O OUTPUT #1C		I/O INPUT #15		,I/O OUTPUT #1D		I/O INPUT #16		,I/O OUTPUT #1E				JT.	, ADDRESS OF INT.			,I/O INPUT #17		,I/O INPUT #18			•	=	I/O INPUT #IA
STATEMENT	в SAPPP+2*10H М,А	*****	AL CONTROL PROGRAM	*****		SAPPP+2*14H	B, M	SAPPP+2*1CH	M,B	SAPPP+2*15H	M, O	SAPPP+2+1DH	M,C	SAPPP+2*16H	. A, M	SAPPP+2*1EH	M, A .	A, B .	ს	SAPPP+2*1BH	D, M	H,SAlBDS+3	FLFLPC	SAPPP+2*17II	M, O	SAPPP+2*18H	A, M		Д	E,A	SAPPP+2*1AH	M
SOURCE	ORA LHLD MOV	****	* ACTUAL	***		LHLD	MOV	LHLD	MOV	THID	MOV	LHLD	MOV	THTD	MOV	THID	MOV	MOV	ORA	LHLD	MOV	LXI	CALL	THILD	MOV	LHLD	MOV	CMA	ORA	MOV	THID	ORA
	TD3CON:														-							-	-					-				-
SEQ	132 132 132 133 133	ന ന	3	ന	m	3	4	4	4	4	4	4	4	4	4	マ	Ω	S	S	S	2	ın	S	S	Ω	വ	9	9	9	9	164	9
LOC OBJ	00C5 60 00C6 2AE020 00C9 77				-	OCA 2	OCD	OCE 2	0D1 7	0D2	0D5 4	0L6 2	009 71	ODA 2	0DD 7E	0DE2A	0E1 7	0E2	0E3 B	0E4 2	0E7 5	0E8 2	OEB CDF501	OEE 2A282	0F15	0F2	0F5 7	0F6 2	0F7 A	0F8 5	00F9 2A3420	OFC B

•		æ						· .		Listing 2C
		STOR, REG. #3	•		STOR. REG. #5					* * * * * * * * * * * * * * * * * * *
	,I/O OUTPUT #22	,ADDRESS OF INT.		,I/O OUTPUT #24	, ADDRESS OF INT.	,I/O OUTPUT #23				* * * *
STATEMENT	SAPPP+2*22H M,A A,D	B H,SAlBDS+3 M	Д, А, В	SAPPP+2*24H M,A A,D	H,SAlBDS+5 FLFLPC A.M	SAPPP+2*23H M,A SAPPP+2*14H	A, M 01H PROG1	SAPP+2*25H M,01 SAPPP+2*15H A,M	PROG2 SAPPP+2*25H M,00 PROG	**************************************
SOURCE	LHLD MOV MOV CMA	ORA LXI ORA	MOV MOV ORA	LHLD MOV MOV	LXI CALL MOV	LHLD MOV	MOV ANI JZ	LALD MVI LALD MOV	JZ LHLD MVI JMP	* * * * * * * * * * * * * * * * * * * *
SEQ	000	\sim	007					N 01 01 01 01	വനനന	2334 2335 2337 238
LOC OBJ		138 139 130 13C	13D 57 13E 7E 13F 03	140 2 143 7 144 7	146 2 149 C 14C 7	14D 1507 151	154 7E 155 E601 157 EASF	77 7	97	

		THE NUMBER THAT IS IN THE B&C REG. PAIR														CONTROL RC	EXPECTED IN H&L	PRESET VALUE EXPE	LIN ACCUM. ("1" TIMED OUT)											
STATEMENT		Y BY 10	ALLOWER	Ħ	н,00	A,0AH	ഇ	Ą	MULT11	$B_{r}H$	C,L	н				DELAY OUTPUT	AY ADDRE	OF T.D.	US RETURNED	-	В	A,M	A0H	TDOUT2	M,00	н	M,00	Н	В	A,02
SOURCE		, MULTIPL,	, NELOR	PUSH	LXI	MVI	DAD	DCR	JNZ	MOV	MOV.	POP	RET			, TIME	, TIME	, ADDRESS	, STATUS		PUSH	MOV	CPI	JNC	MVI	DCX	MVI	INX	POP	MVI
			•	MULT10:			MULT11:				-				-						TDOUTC:								TDOUT1:	
SEQ	239		**	14	***	~**	17	~#	~*	ın	1O	LO.	ω	LC	ഥ	L()	LC 1	ш	LL 3	\mathbf{v}	w	\mathbf{v}	w	w	v	\mathcal{L}	w.	~	w.	
LOC OBJ				170 E	0171 210000	174 3	176 0	177 3	178 0	17B4	17C 4	17D	17E 0								17F 0	180 7	181 FE8	183 0	186 360	188 2	189 3	18B 2		1BD 3

LOC OBJ	SEQ	SOURCES	STATEMENT					
018F C9 0190 EB	271 272 TDOUT2	RET						
	73	MVI	B,00					
	7	MOV	A,M			•		
FE8	7	CPI	80н					
	7	JC	TDOUT3					
E67	7	ANI	7FH				,	
	7	C,A						
	7	CALL	MULT10	CALL MULTIPLY	BY 10	ROUTINE	(IN B&C)	_
	∞	MOV	C,A		-			
	8	CALL	MULTIO	, CALL MULTIPLY	BY 10	ROUTINE	(IN B&C)	_
	ω	XCHG	~					
	œ	MOV	A, M					
	$\boldsymbol{\omega}$	ANI	(7FH					
	∞	CMP	83					
CA6101	æ	JZ	TDOUT4					
	$^{\circ}$	JNC	TDOUT5					
039001	88	JMP	TDOUT1					
	∞	DCX	Ħ	•	-			
	9	MOV	А,М					
	9	INX	н				•	
	6	CMP	پ		-			
	9	JC	TDOUT1		-		-	
	9	MOV	A,M					
	9	ORI	нооо					
	δ	MOV	M,A				÷	
	9	POP	· ·					
	6	MVI	A,01			•		
	9	RET					-	
	0					•	•	
	0							
	0	TIME DE	DELAY INPUT CON					
	0	Ä	AY ADDR	Z				
	0	, IF ACCUM	" ,	T.D. ELSE STOP	T.D.		-	
	\circ	, FLAGS	GS DESTROYED					

														ROUTINE TANDECHED IN HET	"1" = NOT TI																
STATEMENT		<u>х</u> ф я	C, A	-	A,B	TDINCI	7FH	TDINC2	н08	M, M	A W	1		FLASHER CONTROL RO	ME DELAY A	NT COTATE	•	A, M	H00	FLASH3	M, 00	EI A	00 E	.	A,01		н	A,M	0.5	FLASH4	FLASHZ
SOURCE		PUSH	MOV	RRC	MOV	JC	ANI	JMP	ORI	MOV	MOV GOV	RET	-	FLAS	FLASH TJ	REIO		MOV	CPI	JNC	MVI	DCX	TANT	TNY	MVI	RET	DCX	MOV	CPI	JANC E	JWD
	6 7	TDINC:							TDINC1:		~ 6		اسد		m s	en ic	. .0	7 FLASHC:	8	0	0	c	FLASHI	3 FLASHZ:	4	Ω	6 FLASH3:	7	8	o	0
SEQ	306	308	310	311	312	313	314	315	316	317	375	32(32]	322	32	326	32(35.	321	32	Ä M	က်င်	n (3	33	33	33	33	33	(C)	34
LOC OBJ		100	01C1 46	103	1C4	1C5	103	1CA	1CD	1CF	1001	102	! !	-					FE80		360	01DB 2B						7.E	FE05	OIE6 DZEC01 C	ິບ

	SH1	GATE SIMILATOR) CONTROL ROUTINE EXPECTED IN H&L O RESET) EXPECTED IN ACCUM. SET) EXPECTED IN D REG. OVERRIDE" FLIP-FLOP			MVI M, 0.1 POP PSW RET , THIS PROGRAM HAS NO RTRAP, CMDDEC, AND IERROR ROUTINES ,HOWEVER TO WORK WHEN LINKED WITH FIRM WARE PROG. FW1
'I'.	FLASH1	FLIP-FLOP (MEMORY GATE SIMI FLIP-FLOP ADDRESS EXPECTED RESET INPUT ("1" TO RESET) SET INPUT ("1" TO SET) EXPE THIS IS A "RESET OVERRIDE"	.P.1	.P.2	HAS NO RTRA
SOURCE STATEMENT	10 JNC H A,02	FLIP-FLOP (ME) FLIP-FLOP ADD RESET INPUT ("1) SET INPUT ("1) THIS IS A "RE	FLFLP1 M,00	PSW A,D FLFLP2	M,01 PSW PSW PROGRAM
SOURC	CPI 342 INX MVI RET	FLIP- FLIP- RESET, SET I	RAR JNC MVI RAL	RET RAL PUSH MOV RAR JNC	MVI POP RET ,THIS
	FLASH4:		FLFLPC:	FLFLP1:	FLFLP2:
SEQ	ਂ ਦਾ ਦਾ ਦਾ ਦਾ ਦ	2	រលសសស	າທິພິພິພິທ	7000000
LOC OBJ	01EC FEOA 01EE D2DC01 C 01F1 23 01F2 3E02 01F4 C9		1F5 1 1F6 D 1F9 3	01FC C9 01FD 17 01FE F5 01FF 7A 0200 1F	204 360 206 F1 207 09

LOC OBJ	SEQ	SOURCE STATEMENT	
	371 372	THE FOLLOWING IN	THE FOLLOWING INSTRUCTIONS MUST BE INCLUDED
0208 C9	373 RTRAP:	RET	
020 9 C9	374 CMDDEC:		-
020A C30000 E	375	IERROR: JMP	DATAR
	376		•
-	277	רואים	

<	7	Š	
		2	
٠	r		
		د م	
	-	_	

											0		-5	<u>۱</u>	5	ا ا	9		ω	6	-0A	-0B	ည -	-0D	日0日	-0F	-10	-11	-12
	***************************************	PATCH PANEL PROM	DS TO FIG. 6)	•	**************						AUTO TRIP INDICATION		, AUTO TRIP INDICATION	, RUNNING	=	, PWR STATUS	ы	STOP SW		_	, CONTINUITY STATUS		М	LIGHT			CTION ALARM (OUTP	TIMER 1	,TD #2 PRESET (3SEC.)
SOURCE STATEMENT	*********	CONTROL LOOP PATCH	PROGRAM (CORRESPONDS TO		*****		C701B2	-	2000H	-	0E88OH	0E03BH	0E880H	0E03AH	0E03AH	0E03EH	0E010H	0E011H	0E011H	0E880H	0E03FH	0E03FH	0E010H	0E019H	0E018H	0E880II	0E020H	00003H	00003Н
SOURCE	* * * *	* EOB C	* PROGR	*	****		NAME	ASEG	ORG		DW	ΜO	DW	DW	DΙ	ΜQ	МQ	ΜQ	DW	DΨ	DΜ	MO	MO	MO	MO	MO	MO	DW	DW
																			-							-			
ÖES	7 7	ım	4	ហ	9	7	8	თ	10	[12	13	14	15	16	17		-	20	21	22	23	24	25	26	27	28	. 29	30
LOC OBJ	·								2000		000 80E	002 3BE	004 80E	006 3AE	008 3AE	00A 3EE	00D 10E0	00E 11E	010 11E	012 80E	014 3FE	016 3FE	018 10E	01A 19E	01C 18E	01E 80E	020 20E	2022 0500	024 030

-	-				
LOC OBJ	SEQ	SOURCE STATEMENT	ATEMENT		•
026 0	31	DW	00003H	,TD #5 PRESET (5 SEC.) -1	m
028 1	32	DW	0E010H	START SW1	4
02A 1	33	DW	0E011H	,STOP SW1	ιū
02C 3	34	DW	0E03CH	, BKR IN TEST POS1	9
02E F	35	DW	OFFFFH	,SPARE -1	.7
030 F	36	MO	OFFFFH	, SPARE -1	ထ
172 F	37	DΨ	OFFFFH	,SPARE -1	9
034 F	38	DΨ	OFFFH	,SPARE -1	ω,
036 F	39	DW	OFFFFH	, SPARE -1	8
038 3	40	DW	0E039H	START COMMAND (OUTPUT) -1	ပ
03A 38E0	41	ΜQ	0E038H	,STOP COMMAND (OUTPUT)	Ω
203C 1AE0	42	MO .	0E01AH	, BKR IN TEST POS. (LIGHT OUTPUT) -1	ഥ
03E FFFF	43	. DW	OFFFFH	, SPARE -1	[z
040 F	44	DΨ	OFFFFH	,SPARE -2	0.
042 F	45	DW	OFFFFH	, SPARE2	ς:
044 F	46	ΜΩ	OFFFFH	,SPARE -2	22
046 F	47	DW	OFFFFH	,SPARE -2	<u>ر</u>
048 F	48	ΜΩ	OFFFFH	,SPARE -2	7.4
04A F	49	ΜO	OFFFFH .	,SPARE2	S
	20				
-	51	END	•		

Listing 3B

	***	*	*	*	*******	-					0-		-2	က္	-4	- 5	9-	L-	80	6-	-0A	-0B
	* . * . *	Σ			***	-																.*
	**************************************	TROL LOOP PATCH PANEL PROM	PONDS TO FIGS. 2, 3 & 7)		*****						, AUTO TRIP INDICATION	, STOPPED	, AUTO TRIP INDICATION	, RUNNING	= '	, PWR STATUS	, START SW.	, STOP SW.	=	, AUTO TRIP INDICATION	CONTINUITY STATUS	= ,
SOURCE STATEMENT	******	MCC, ERD, SOV, CONTROL	PROGRAM (CORRESPONDS		**********		C70182	-	2000H		0E880H	0E038H	0E880H	0E03AH	0E03AH	0E03EH	0E010H	0E011H	0E011H	0E880H	0E03FH	0E03FH
SOURCE	* * * *	, * MC	, * PR(*	****		NAME	ASEG	ORG	٠	DW	DW	DW	DW	DW	DW	DW	DW	DW	DW	DW	DW
			٠.						•					-	÷.							
SEQ	Ц С	ı m	ታ	Ŋ	9	7	œ	6												21		
OBJ							-		-		80区	36E	00E	80臣	3AE	3EE	10E	11E	11E	80E8	3FE	3FE
TOC					-				2000		00	00	00	00	00	0.0	00	00	01	2012	0.1	01

	290	1 0 1 1 1	-0F	-10	-11	-12	-13		-15		-17		-19	-1A	-1B	-1C	-1D	回 「 「	F. J.	-20	-21	-22			-25		
	W	, STOPPED LIGHT (OUTFUT)	TP INDIC	\triangleright	L TIMER RES	ლ		H	, STOP SW.	, SPARE	, SPARE	, SPARE	, SPARE	, SPARE	, SPARE	, SPARE	, SPARE	, SPARE	, SPARE		START/STOP COMMAND (OUTPUT)						
STATEMENT	:	0E019H 0F018H) C	0E020H	0000 SH	00003H	0000 SH	0E010H	0E011H	OFFFFH	OFFFFH	OFFFFH	OFFFH	OFFFH	OFFFFH	OFFFFH) FFFFH	OFFFFH	HILLO OFFFH	OFFFFH	OFFFFH	OFFFFH	OFFFFH	OFFFFH	0E039H	٠	-
SOURCE	DW	MO		MO	ΜQ	DW	DW	DW	DW	ΜQ	DW	DW	MO	MO	DW	DW	MO	MO	MQ	MO	MQ	MO	MQ	DW	DW	-	END
SEQ		. 25	2.5 7.0	28 28	7	m	m	32	33	34	35	36	m	38	m	40	4	42	43	44	45	46	4.7	48	49	50	51
LOC OBJ	18	201A 10E0) I	200	022)24	326	029)2A)2C)2E	030	32 FFFF	D34 FFFF	036 FFFF	028 FFFF	03A FFFF	03C	03E	040	042	044	046	048	04A		

Listing 3C

	. * *	* *	*			1-10	7.	۳ -	1 4. r	ก <u>ๆ</u> เ	0 1	- 8P	6 · -	-0A	1 CB	ָ ו ו	J 0	크 E -	بر ۱ در	0 T -		71.
	**************************************	FIG.	* ************************************			, AUTO TRIP INDICATION		, AUTO TRIP INDICATION	, OPENED	, PWR STATUS	OPEN SW.		. ~	CONTINUITY STATUS			\mathtt{LIGHT}	OPENED LIGHT (OUTPUT)	, SPARE	ALARM (OUTP	TIMER PRE	TD #2 PRESET (3 SEC.)
ATEMENT	**************************************	PROGRAM (CORRESPONDS TO	******	C781B2	2000H	0E880H	0E881H	0E080H	0E03AH	0E03EH	0E010H.	050118	0E381H	0E03FH	0E03FH	0E010H	0E019H	0E018H	OFFFH	0E020H	00005H	00003Н
SOURCE STATEMENT	**************************************		* * * * * * * * * * * * * * * * * * * *	NAME ASEG	ORG	DW	DW DW	DW	DW	DW	DW	טבי <u>י</u>	D D	ΜQ	MQ	DΨ	DW	DW	DΨ	DW	DW	DW
SEQ	127	n 4 1	1 O D	~ & o	10	177	1 t	15	16	17	18	L G	2 7 7	22	23	24	25	26	27	28	29	30
LOC OBJ	·				2000	000 80E	2002 33E0 2004 01E8	006 80E	008 3AE	00A 3EE	00C 10E	OOE LLE	010 11E 012 01E	014 3FE	016 3FE	018 10E	01A 19E	01C 10E	OIE FFF	020 20E	022 050	034 030

```
-1A
-1B
                                                                              -1D
-1F
                                                                                           -1F
                                                                                                  -20
                                     -17
                                                                       -1C
                                                                                                        -21
                                                                                                        AUTO TRIP INDICATION (OUTPUT)
                                                                                                               CLOSE COMMAND (OUTPUT)
                                                                                                  OPEN COMMAND (OUTPUT)
           TD #5 PRESET
                                                    CLOSED T.S.
                         , CLOSE SW.
                                      , OPEN T.S.
                  OPEN SW.
                                                                STOP SW
                                             CLOSED
                                                                        , SPARE
                                                                              SPARE
                                                                                     SPARE
                                                                                           SPARE
                                                                                                                      , SPARE
                                                                                                                             SPARE
                                                          OPEN
                                                                                                               0E038H
                                                                        OFFFFH
                                                                              OFFFFH
                                                                                                  0E039H
                                                                                                         0E060H
           0000511
                  0E010H
                         OE011H
                                OFFFFH
                                       0E03DH
                                             0E03BH
                                                    0E03CH
                                                          OE03AH
                                                                 0E012H
                                                                                     OFFFFH
                                                                                            OFFFH
                                                                                                                       OFFFFH
                                                                                                                             OFFFFH
                                                                                                                                                  END
                                      30E0
3650
30E0
            0500
                  10E0
                         11E0
                                FFFF
                                                          3AE0
                                                                 12E0
                                                                        FFFF
                                                                              FFFF
                                                                                     FFFF
                                                                                            FFFF
                                                                                                   39E0
                                                                                                         60E0
                                                                                                                38E0
                                                                                                                       FFFF
LOC OBJ
                                                                       2038
203A
                                                                                     203C
                                      202E
2030
2032
2034
2036
                                                                                            203E
                                                                                                   2040
                                202C
                                                                                                         2042
                                                                                                                2044
                                                                                                                       2046
                                                                                                                             2048
                         200A
                   2008
```

SOURCE STATEMENT

\Box
ന
b
ğ
a
نڼ
ι
ન
\vdash

* *	* * * * * *		11111111111111111111111111111111111111
****	PATCH PANEL FROM 3. 4) :************************************		AUTO TRIP INDICATION CLOSED AUTO TRIP INDICATION OPENED CLOSE SW. CLOSE SW. AUTO TRIP INDICATION CONTINUITY STATUS OPEN SW. TOPEN SW. TOPEN SW. TOPEN SW. TOPEN SW. TOPEN SW. TRAVEL TIMER PRESET (5 SEC.) TRAVEL TIMER PRESET (5 SEC.) TD #2 PRESET (3 SEC.) TD #2 PRESET (5 SEC.) TD #5 PRESET (5 SEC.) TOPEN SW. CLOSE SW. SPARE
0 1 A 1 DMDN 1 *********	MOV(LATCHING CONTROL)LOOP PROGRAM(CORRESPONDS TO FIC ************************************	C78102 2000H	0E880H 0E038H 0E03AH 0E03AH 0E03AH 0E011H 0E011H 0E011H 0E011H 0E019H 0E019H 0E019H 0E019H 0E010H 0E010H 0E011H 0E010H
2 * * * * * * * * * * * * * * * * * * *	* MOV (* PROG ******	NAME ASEG ORG	MQ
2 T 2	տ 4. ռ Ն ւ	, & Q O '	11111111222222228888888888888888888888
LOC OBJ		2000	2000 30E8 2002 38E0 2004 80E8 2006 3AE3 2008 3AE0 2008 11E0 2000 11E0 2012 80E8 2014 3FE0 2014 3FE0 2016 3FE0 2016 19E0 2016 19E0 2017 18E0 2018 10E0 2018 10E0 2018 10E0 2018 10E0 2020 20E0 2021 0500 2024 0300 2024 0300 2024 0300 2028 11E0

	-18	-19	-1A	-1B	-1c	-1D	-1E	-1F	-20	-21	-22	-23	-24	-25		
-				· .					-					-		
	, CLOSED	, CLOSED T.S.	OPEN	, STOP SW.	, SPARE	, SPARE	, SPARE	, OPEN COMMAND (OUTPUT)	, SPARE	, SPARE	, SPARE	, CLOSE COMMAND (OUTPUT)	, TRAVEL STOPPED (OUTPUT)			
STATEMENT	0E03BH	0E03CH	0E03AH	0E012H	OFFFFH	OFFFFH	OFFFFH	0E039H	OFFFFH	OFFFFH	OFFFH	0E038H	. 0E01BH	OFFFFH		-
SOURCE	D₩	DW	MQ	DW	DΨ	DW	DΨ	DW	DW	DW	DW	MO	DΜ	MQ		END
SEQ	36	37	38	39	40	41	42	43	44	45	46	47	48	49	20	51
LOC OBJ		2032 30E0														

65

65

CLAIMS A distributed computer control system for controlling a plurality of controllable devices each having a respective set of logic functions and/or command sequences, said system comprising a plurality of computers each for connection, respectively, to individual ones of the 5 plurality of controllable devices for providing control thereto, each of said computers having a central processor adapted to address a plurality of locations including memory locations and input/output port locations and adapted to operate in an indirect addressing mode, and each of said computers being arranged for connection to its respective controllable device through input/output ports of the said device and for providing signals therethrough to effect the 10 10 particular set of logic functions and/or command sequences relevant to the device to effect control thereof and a central supervisory computer adapted to selectively monitor the function of each of said device computers, said device computers being connected to the central, supervisory computer and to one another through a data highway, wherein each device computer has a first set of predetermined memory locations containing instructions for effecting 15 the logic control functions and/or command sequences of all the controllable devices that exist 15 within the system, and some of said instructions cause said respective central processor to address a second, predetermined set of memory locations in order to obtain input signal information and provide output signal information to effect all of said logic control functions and/or command sequences, selected ones of said second set of memory locations that 20 20 correspond to the logic control functions and/or command sequences of the respective controllable devices contain the input/output port addresses of said respective controllable device so that the logic control functions and/or command sequence portions of the instructions in said first set of memory locations that relate to the respective controllable device are operative through said selected ones of said second set of memory locations to receive signal information 25 25 from and provide control signal information to said respective controllable device, and the remaining ones of said second set of memory locations contain addresses which are chosen so that the logic control functions and/or command sequence portions of said instructions in said first set of locations that do not correspond to the logic control function and/or command sequences of the respective controllable device effect no control effect on the respective 30 30 controllable device. A computer system according to Claim 1 wherein said device computers are divided into a predetermined number of groups of P computers, all of which are selectively addressed by said central, supervisory computer through a plurality of address buses of said data highway, a first and a second of said address bus provide, respectively, a one-of-M and a one-of-N decoded 35 35 output to M terminations and N terminations on a jumper pad associated with each said group, first and second jumper links connect, respectively, from a selected one of said M terminations and a selected one of said N terminations to the inputs of a coincidence gate, said gate providing an output when coincidence occurs between the selected M output and the selected N output, an undecoded binary address bus connected to a one-or-P decoder, the P outputs of 40 40 said decoder being connected, one-by-one, to said P device computers within said predetermined group, and said gate connects to said one-of-P decoder to provide an enabling signal thereto to enable said one-of-P decoder to select a particular one of said predetermined group of P control computers when coincidence occurs between said selected M and said selected N outputs. 45 45 3. A computer system according to Claim 1 or Claim 2, wherein said first set of predetermined memory locations for each computer are contained within a first read only memory, and said second set of predetermined memory locations for each computer are contained within a second read only memory. 4. A computer system according to Claim 3, wherein said second read only memory is a 50 50 field-programmable read only memory mounted in a plug-type socket. 5. A computer system according to any preceding claim, wherein said central processor function in an indirect addressing mode when addressing said second memory locations. 6. A computer system according to any preceding claim, wherein said logic control function and/or command sequences include providing momentary start and stop output command 55 55 signals in response, respectively, to input start and stop signals. 7. A computer system according to any preceding claim, wherein said logic control functions and/or command sequences include providing latched start and stop output command signals in response to, respectively, momentary start and stop input signals. 8. A computer system according to any preceding claim wherein said logic functions and/or 60 60 command sequences include providing an alarm output signal in response to a failure to respond, loss of power, or loss of continuity input signal. 9. A computer system according to any preceding claim, wherein said logic control functions and/or command sequences include providing an output signal to an indicator to indicate that a device has responded as commanded.

10. A computer system according to any preceding claim, wherein the logic control

25

30

5

30

functions and/or command sequences include providing a signal to an indicator to indicate that a controllable device has not responded as commanded.

A distributed computer control system according to any preceding claim when con-

nected to said plurality of controllable devices to provide control thereof. 12. A method of setting up a specific control system of the type having a plurality of 5 computers each connected through input/output ports to a plurality of respective controllable devices in which the control computers are connected to each other and to a central, supervisory computer through a data highway and in which each device computer includes a memory and a central processor that is adapted to address both memory locations and input/output port 10 10 locations and also adapted to operate in an indirect addressing mode and in which each controllable device has a particular set of logic control functions and/or command sequences associated therewith to effect control thereof, wherein in a first set of predetermined memory locations of each of said computers, there is provided a set of instructions adapted to effect control of the logic control functions and/or command sequences of all the controllable devices 15 that exist in the system, some of said instructions causing said processor to address a second, 15 predetermined set of memory locations for receiving input signal information and providing output signal information to effect all of said logic control functions and/or sequences; in selected ones of said second set of said memory locations of a respective control computer that correspond to the logic control functions and/or command sequences of a respective controlla-20 20 ble device, there is provided the input/output port address information of the respective controllable device such that the logic control functions and/or command sequence portions of

said instructions that correspond to the logic control function and/or command sequences of said respective controllable device are operative through said input/output port addresses in said selected ones of said second memory locations to provide control to said respective 25 controllable device; and in the remaining ones of said second set of memory locations, address

information is provided which is chosen such that the instructions in said first memory location of said respective control computer that do not correspond to the logic control functions and/or command sequences of the respective controllable device have no control effect on the respective controllable device.

13. A distributed computer control system for controlling a plurality of controllable devices substantially as described herein with reference to the accompanying drawings.

Printed for Her Majesty's Stationery Office by Burgess & Son (Abingdon) Ltd.—1980.
Published at The Patent Office, 25 Southampton Buildings, London, WC2A 1AY, from which copies may be obtained.