

# LiteX: SoC builder and library

OSDA Workshop (2019), Florence, March 29 Florent Kermarrec, florent@enjoy-digital.fr



## **Enjoy-Digital**

Founded in 2011.

FPGA consulting / Full FPGA based systems design.

Reuse and create open-source tools/cores to be more efficient.





#### **Presentation:**

- 1) Let's design an FPGA SoC the traditional way...
- 2) LiteX: Build your hardware, easily!
- 3) Systems using Migen/LiteX and Future!




### Let's design an FPGA SoC the traditional way...



### **Create a simple SoC:**

- Choose a CPU.
- Add cores around it.
- Connect all that.
- Write low-level software.





### Create a simple SoC:

[One day later...]

Great we got it working by only using open-source cores!

~ 500 LOC for the wrapper.



Let's create the new core, simulate it with an open-source simulator.

Everything is working fine, let's integrate it!



It's... almost working, but not behaving as expected, is it a bug in the core or something we miss-understood in the datasheet of the chip we are interfacing with??

We need to see what is going on...\*

(\*signal is not observable with an external logic analyzer)



No standard way to debug FPGA designs:

1) Create our own debug tools: ~a few days, limited functionalities/capabilities.

2) Use vendor's free embedded logic analyzer...



No standard way to debug FPGA designs:

1) Create our own debug tools: ~a few days, limited functionalities/capabilities.

2) Use vendor's free embedded logic analyzer...\*



OK, issue is understood (was a bad interpretation of the spec), core is adapted and now working fine...



Let's add some RAM: We need RAM to run an OS, our board has DDR3.

Let's look at open-source solutions... Nothing seems to exist except something called LiteDRAM written in ...Python, how can it be serious? :)

Let's generate a controller with vendor's tools...\*

<sup>\*</sup> Just this time... (again)



### We could continue with several similar examples...:

- How to support different vendors and reuse the same methodology/cores?
- How to build high performance systems at a reasonable cost.
- How to create complex SoCs and limit LOC
- ....



In addition to open-source FPGA toolchains, there is a need to high level tools and high performance cores...











```
library ieee;
use ieee.std logic 1164.all;
entity my_module is
        clk : in std_logic;
       o : out std_logic
    );
end entity;
architecture rtl of my_module is
  signal d : std_logic;
  signal q : std_logic;
   o <= q;
   d <= not q;
    process(clk)
        if rising_edge(clk) then
            d <= q
       end if;
end rtl;
```

#### What is Migen?





```
from migen import *

class MyModule(Module):
    def __init__(self):
        self.o = Signal()

    # #

    d = Signal()
    q = Signal()

# combinatorial logic
    self.comb += [
        self.o.eq(q),
        d.eq(~q)
    ]

# synchronous logic
    self.sync += d.eq(q)
```





FHDL is a Python DSL (Domain Specific Language) defined by Migen and allow generating Verilog or instanciating Verilog/VHDL from Python code.

Principle: Use Python to create a list of combinatorial and synchronous assignments.

```
self.comb += ["..."]
self.sync += ["..."]
```

```
from migen import *
from migen.fhdl import verilog
class Blinker(Module):
    def init (self, sys clk freq, period):
        self.led = led = Signal()
        toggle = Signal()
        counter preload = int(sys clk freq*period/2)
        counter = Signal(max=counter preload + 1)
        self.comb += toggle.eq(counter == 0)
        self.sync += \
            If(toggle,
                led.eq(-led).
                counter.eg(counter preload)
                counter.eq(counter - 1)
blinker = Blinker(sys clk freg=100e6, period=1e-1)
print(verilog.convert(blinker, {blinker.led}))
```

Led blinker

And generate a verilog file from these assignments.





#### Migen.FHDL DSL:

```
Constant()
Signal()
ClockSignal()
ResetSignal()
Record()
Array()
.eq()
.connect()
If().Elif().Else()
Case()
Instance()
Memory()
ClockDomain()
Module()
self.sync += []
self.comb += []
```

Python used for
elaboration by
manipulating these objects
to create the logic.



Switch from hardware paradigm to software paradigm!

```
migen import *
    migen.fhdl import verilog
class Blinker(Module):
    def init (self, sys clk freq, period):
        self.led = led = Signal()
        toggle = Signal()
        counter preload = int(sys clk freq period/2)
        counter = Signal(max=counter preload + 1)
        self.comb += toggle.eq(counter == 0)
        self.sync += \
            If(toggle,
                led.ea(-led).
                counter.eq(counter preload)
            ).Else(
                counter.eq(counter - 1)
blinker = Blinker(sys clk freg=100e6, period=le-1)
print(verilog.convert(blinker, {blinker.led}))
```

Led blinker





#### Migen.Genlib, a library with most of the base elements required to digital logic:


- Record. (Group signals together with direction)
- FSM. (Finite State Machine).
- Clock Domain Crossing.
- Memory.
- Instance. (reuse Verilog/VHDL)
- FIFO. (Synchronous, Asynchronous)






#### Migen.Sim, a simulator in native Python:

```
from migen import *
                                                                                           Type Signals
                                                                                           wire count[3:0]
                                                                                           wire svs clk
class Counter(Module):
                                                                                          Filter:
        self.count = Signal(4)
                                                                                           Append
                                                                                                  Insert Replace
        self.sync += self.count.eq(self.count + 1)
def counter test(dut):
        print((yield dut.count)) # read and print
if name == " main ":
    dut = Counter()
    run simulation(dut, counter test(dut), vcd name="basic1.vcd")
```










Migen != HLS (High Level Synthesis) but...




Could be seen as the lowest layer of an HLS.

Could be reused in the future to create an HLS but still full control on the generated logic.



#### Provide the infrastructure to create complex SoCs with Python/Migen:





Originated from a collaboration on MiSoC with \_\_\_\_\_\_:




MiSoC still used successfully by M-Labs for physics equipment in



LiteX since 2015 focuses on embedded-systems and provides a wider collection of tools/cores.



LiteX's key features to simplify development / integration / debug:



```
florent@lab:~/dev$ sudo litex_term /dev/ttyUSB0
[TERM] Starting....
reboot
 SoC BIOS / CPU: PicoRV32 / 25MHz
(c) Copyright 2012-2018 Enjoy-Digital
(c) Copyright 2007-2018 M-Labs Limited
Built Nov 9 2018 18:39:11
BIOS CRC passed (67e58471)
Initializing SDRAM...
SDRAM now under hardware control
Memtest OK
Booting from serial...
Press Q or ESC to abort boot completely.
sL5DdSMmkekro
Timeout
No boot medium found
BIOS>
```

```
from migen import *
     migen.genlib.io i
from litex.boards.platforms import genesys2
     litex.soc.integration.soc core import *
     litex.soc.integration.builder import *
        sys clk freq = int(le9/platform.default clk period)
        Soccore. init (self, platform, clk freq=sys_clk_freq,
            integrated rom size=0x8000,
integrated main ram size=16*1024,
        self.submodules.crq = CRG(platform.request(platform.default clk name))
def main():
    platform = genesys2.Platform()
    soc = BaseSoC(platform)
    builder = Builder(soc)
```

Simple SoC target

Reduce the amount of code to create a SoC.



#### Scaling and portability

With open-source toolchain: Yosys/Trellis/Icestorm/Nextpnr

(Even DDR3 / 1Gbps Ethernet!)

ECP5

iCE40





### LiteX : Build your hardware, easily!



Used on very various FPGAs

1 Kluts / ~few \$

LiteX: SoC builder and library 27 OSDA Workshop (2019), Florence, March 29



#### **CPUs integration/support:**

- LM32
- OpenRisc (Mor1kx)
- RISC-V (PicoRV32, Vexriscv, Minerva)
- ARM (\*through AXI on ZYNQ)
- X86 (\*through PCle)

#### Switch CPU and in command line:

./arty.py --cpu\_type=vexriscv --cpu\_variant=lite









#### **Ecosystem of highly configurable and high performance cores:**



SDR/DDR/DDR2/DDR3/DDR4
(Up to > 80 Gbps with DDR4 - 64 bit)



SATA I/II/III: 1.5/3.0/6.0Gbps (400MB/s writes / 500MB/s reads)



Ethernet MAC/IP/UDP up to 1Gbps



SDCard up to 55MB/s



PCle / DMA / Scatter-Gather (Up to Gen2 X4)




**Embedded Logic Analyzer** 

Cores are designed to be used on various FPGAs, adding support for a new devices = just adding a new PHY.



#### **Constraint propagation / reduced duplication:**



User defined constraints (specific to application)

Board specific constraints (automatically derived from DRAM config)



#### Interactive simulation (emulation) with litex\_sim/Verilator:

```
// (_) /___ | |/_/
//__/ / __/ -_)> <
/___/\__/ /|_|
SoC BIOS / (CPU: LM32) / 1MHz
(c) Copyright 2012-2018 Enjoy-Digital
(c) Copyright 2007-2018 M-Labs Limited
Built Mar 12 2019 19:07:24

BIOS CRC passed (792d1b84)
Booting from serial...
Press Q or ESC to abort boot completely.
sL5DdSMmkekro
Timeout
No boot medium found
BIOS>
```


litex\_sim --cpu-type=lm32

```
// ()/___| |/_/
//__/ /__/ / //

SoC BIOS /(CPU: VexRiscv) / 1MHz
(c) Copyright 2012-2018 Enjoy-Digital
(c) Copyright 2007-2018 M-Labs Limited
Built Mar 12 2019 19:09:16

BIOS CRC passed (595b8b34)
Booting from serial...
Press Q or ESC to abort boot completely.
sL5DdSMmkekro
Timeout
No boot medium found
BIOS>
```

litex\_sim --cpu-type=vexriscv



litex\_sim --cpu-type=or1k

<5s build time / ~1MHz execution speed, very useful for software dev.

Easy to add additional C++ plugins (JTAG, VGA, Ethernet, etc...)

LiteX: SoC builder and library OSDA Workshop (2019), Florence, March 29



#### Various OS support:

```
SoC BIOS / CPU: LM32 / 1MHz
(c) Copyright 2012-2018 Enjoy-Digital
(c) Copyright 2007-2018 M-Labs Limited
Built Mar 13 2019 10:37:08
BIOS CRC passed (0d39df9a)
Booting from serial...
Press 0 or ESC to abort boot completely.
sl.5DdSMmkekro
Timeout
Executing booted program at 0x40000000
MicroPython v1.9.4-534-qd2bd40498 on 2019-01-09; litex with lm32
>>> print("Hello Free Silicon Congress 2019!")
Hello Free Silicon Congress 2019!
```

Micropython

```
SoC BIOS / CPU: VexRiscv / 1MHz
(c) Copyright 2012-2018 Enjoy-Digital
(c) Copyright 2007-2018 M-Labs Limited
Built Mar 13 2019 10:56:32
BIOS CRC passed (acc5fbd3)
Booting from serial...
Press Q or ESC to abort boot completely.
sL5DdSMmkekro
Executing booted program at 0x40000000
***** Booting Zephyr OS v1.7.99-10450-ged9f912ad9 *****
Philosopher 0 [P: 3]
                            STARVING
Philosopher 1 [P: 2]
                        HOLDING ONE FORK
Philosopher 2 [P: 1]
                        HOLDING ONE FORK
Philosopher 3 [P: 0]
Philosopher 4 [C:-1]
                       EATING [ 25 ms
Philosopher 5 [C:-2]
                        HOLDING ONE FORK
```

Zephyr



Linux

From bare-metal to Linux OS, collaboration with others open-source enthusiasts.



#### **Automatic CSR registers collection / software header generation:**

```
class Soccontroller(Module, AutoCSR):
        self. reset = CSR()
        self. scratch = CSRStorage(32, reset=0x12345678)
        self. bus errors = CSRStatus(32)
        # # #
        self.reset = Signal()
        self.comb += self.reset.eq(self. reset.re)
        self.bus error = Signal()
        bus errors = Signal(32)
        self.sync += \
            If(bus errors != (2**len(bus errors)-1),
                If(self.bus error,
                    bus errors.eq(bus errors + 1)
                     self. bus errors.status.eq(bus errors)
```

```
GENERATED CSR H
        <stdint.h>
           csr writeb(uint8 t value, uint32 t addr);
      void csr writew(uint16 t value, uint32 t addr);
      void csr writel(uint32 t value, uint32 t addr);
   fine CSR CTRL BASE 0xe0000000
       CSR CTRL RESET ADDR 0xe0000000
       CSR CTRL RESET SIZE 1
static inline unsigned char ctrl reset read(void) {
   unsigned char r = csr readl(0xe0000000);
   tic inline void ctrl reset write(unsigned char value) {
   csr writel(value, 0xe00000000);
             unsigned int ctrl scratch read(void) {
   unsigned int r = csr readl(0xe00000004):
   r |= csr readl(0xe0000008);
    r |= csr readl(0xe000000c):
   r |= csr readl(0xe0000010);
static inline void ctrl scratch write(unsigned int value) {
   csr writel(value >> 24, 0xe00000004):
```


C header or CSV file that can be use by scripts/software




#### Debug infrastructure with LiteX Server / LiteScope and the bridges:

```
rom litex import RemoteClient
wb = RemoteClient()
def icap send(addr, data):
    wb.regs.icap addr.write(addr)
    wb.regs.icap data.write(data)
    wb.reds.icap send.write(1)
          (wb.regs.icap done.read()
icap send(0x04, 0x00000000f)
wb.close()
```

Python scripts to control/debug the hardware.





Speed up development, use the same tools for all devices!

LiteX: SoC builder and library 34. OSDA Workshop (2019), Florence, March 29





#### **Used for our commercial projects:**

Custom FPGA systems/designs for clients.

 Customizations of cores for clients to replace commercial/vendor's cores: LiteSATA on a 100Mpix camera, LiteDRAM on Ultrascale/DDR4 boards, etc...











**Custom ASIC characterization equipment** 






#### But also by others to create FPGA based systems:








NeTV2




Fomu'



#### But also by others to create FPGA based systems:







#### Future: continue collaboration with others open-source enthusiasts to:

- Improve tools/cores/documentation/verification.
- Ease cores generation and reuse as standalone cores. (FuseSoC?).
- Add nMigen support (or switch to it) (almost 100% compatible, better doc/tests, adds formal verification).
- Improve current OS support/drivers and add drivers for others cores lite LiteSATA, LiteSDCard, LiteScope, LiteICLink, etc...
- Add others cores :)
- ...





You are a student and would like to work on this? (or know one)

Applications are now open and TimVideos/Symbiflow organizations can accept
LiteX related projects.

**SymbiFlow** 





Migen/LiteX is not magic... but very powerful and could help you to be more efficient/productive.

Can be used to create full designs in Python or just as a tool for integration, core generation, simulation...

Want to try it or to help:) ?: <a href="http://github.com/enjoy-digital/litex">http://github.com/enjoy-digital/litex</a> (BSD License)

Get in touch on IRC (Freenode):

Migen: #m-labs

LiteX: #litex

## Questions?