

Tensaurus: A Versatile Accelerator for Mixed Sparse-Dense Tensor Computations

Nitish Srivastava, Hanchen Jin, Shaden Smith², Hongbo Rong³,
David Albonesi, and Zhiru Zhang



Cornell University

²Microsoft AI & Research

³Intel Parallel Computing Lab


What is a Tensor?

- **Tensors** are generalization of matrices to n dimensions
 - Scalar is tensor with 0 dimensions
 - Vector is tensor with 1 dimension
 - Matrix is tensor with 2 dimensions, and so on





Product Reviews


- High-dimensional data
- Density: 10^{-7} %
- Requires low-dimensional representation for ease of analysis




Tensor Decompositions for Low-Dimensional Representation



Kernel-Sparsity Spectrum of Tensor Applications




Kernel-Sparsity Spectrum of Tensor Applications




MM = Matrix-Matrix multiply
 MV = Matrix-Vector multiply

Kernel-Sparsity Spectrum of Tensor Applications




Kernel-Sparsity Spectrum of Tensor Applications



MM = Matrix-Matrix multiply
 MV = Matrix-Vector multiply


Kernel-Sparsity Spectrum of Tensor Applications



Challenges with Sparse-Dense Tensor Acceleration

► Dense Tensor Acceleration

- Systolic arrays provide high utilization of both memory and compute



Challenges with Sparse-Dense Tensor Acceleration

- ▶ **Dense Tensor Acceleration**

- Systolic arrays provide high utilization of both memory and compute


- ▶ **Mixed Sparse-Dense Tensor Acceleration**

- Memory bound
- Hard to achieve high compute and bandwidth utilization

- ▶ **Goal:** Leverage a dense accelerator to efficiently perform sparse-dense compute


- ▶ **Key approach:** Co-design of accelerator architecture and sparse format

- Low overhead of supporting sparse compute
- High compute and bandwidth utilization



How to push sparse data in dense systolic array?


Importance of Accelerator Friendly Formats




SpMV

(Sparse Matrix dense Vector multiply)

Compressed Sparse Row Format
(CSR)




Importance of Accelerator Friendly Formats




SpMV


(Sparse Matrix dense Vector multiply)



Compressed Sparse Row Format
(CSR)




Importance of Accelerator Friendly Formats





SpMV

(Sparse Matrix dense Vector multiply)

Compressed Sparse Row Format
(CSR)




Importance of Accelerator Friendly Formats




SpMV

(Sparse Matrix dense Vector multiply)

Compressed Sparse Row Format
(CSR)




Importance of Accelerator Friendly Formats




SpMV

(Sparse Matrix dense Vector multiply)

Compressed Sparse Row Format
(CSR)




Importance of Accelerator Friendly Formats



(Sparse Matrix dense Vector multiply)


Compressed Sparse Row Format (CSR)



Problems with CSR


- **Non-streaming & non-vectorized accesses**
- **Indirect memory access**

Importance of Accelerator Friendly Formats



SpMV


(Sparse Matrix dense Vector multiply)



PE0


PE1

Compressed Interleaved Sparse Row (CISR) [1]




[1] Fowers, et al. A high memory bandwidth FPGA accelerator for sparse matrix-vector multiplication, Int'l Symp. On Field-Programmable Custom Computing Machines (FCCM), 2014

Importance of Accelerator Friendly Formats



SpMV


(Sparse Matrix dense Vector multiply)



PE0


PE1

Compressed Interleaved Sparse Row (CISR) [1]




[1] Fowers, et al. A high memory bandwidth FPGA accelerator for sparse matrix-vector multiplication, Int'l Symp. On Field-Programmable Custom Computing Machines (FCCM), 2014

Importance of Accelerator Friendly Formats




[1] Fowers, et al. A high memory bandwidth FPGA accelerator for sparse matrix-vector multiplication, Int'l Symp. On Field-Programmable Custom Computing Machines (FCCM), 2014

Importance of Accelerator Friendly Formats




[1] Fowers, et al. A high memory bandwidth FPGA accelerator for sparse matrix-vector multiplication, Int'l Symp. On Field-Programmable Custom Computing Machines (FCCM), 2014

Importance of Accelerator Friendly Formats



[1] Fowers, et al. A high memory bandwidth FPGA accelerator for sparse matrix-vector multiplication, Int'l Symp. On Field-Programmable Custom Computing Machines (FCCM), 2014


Importance of Accelerator Friendly Formats




SpMV

(Sparse Matrix dense Vector multiply)

Compressed Interleaved Sparse Row (CISR) [1]




Max: 16GB/s (DDR3)



[1] Fowers, et al. A high memory bandwidth FPGA accelerator for sparse matrix-vector multiplication, Int'l Symp. On Field-Programmable Custom Computing Machines (FCCM), 2014

Importance of Accelerator Friendly Formats




SpMV

(Sparse Matrix dense Vector multiply)


— Cycle 0

— Cycle 1

— Cycle 2




PE0




PE1

Compressed Interleaved Sparse Row (CISR) [1]




Max: 16GB/s (DDR3)



Utilized Bandwidth vs. # PEs

Importance of Accelerator Friendly Formats




SpMV

(Sparse Matrix dense Vector multiply)


— Cycle 0

— Cycle 1

— Cycle 2




PE0



PE1


Compressed Interleaved Sparse Row (CISR) [1]



Benefits of CISR


- Streaming & vectorized accesses

Max: 16GB/s (DDR3)




Utilized Bandwidth vs. # PEs

Extending CISR to CISS for Tensors



CISR+

Extending CISR+ to Tensors



Compressed Interleaved Sparse Slice (CISS)

PE	0	1	0	1	0	1	0	1	0	1
Row Id/ Col. Id	0	1	0	1	2	3	2	3	1	3
Values	0	0	a_{00}	a_{11}	a_{02}	a_{13}	0	0	a_{21}	a_{33}


CISR+ avoids row-decoding

Adds extra zeros to make design more scalable \Rightarrow HW/SW co-design

PE	0	1	0	1	0	1	0	1	0	1
k	x	x	0	1	1	x	x	0	1	1
i/j	0	1	0	1	1	2	3	0	0	0
Values	0	0	a_{000}	a_{111}	a_{011}	0	0	a_{200}	a_{301}	a_{201}

Computation Pattern for Tensor Kernels

MTTKRP



Scalar-Fiber product followed by Fiber-Fiber product (SF³) Pattern

$$fibers_{out} = \sum_{D_1} fiber_1 \text{ op } \sum_{D_0} (scalar \cdot fiber_0)$$

For MTTKRP $[0, J)$ or $\{j \mid \exists k \text{ st. } A(i, j, k) \neq 0\}$ **dense** or **sparse**

$[0, K)$ or $\{k \mid A(i, j, k) \neq 0\}$ **dense** or **sparse**


- TTMc $\forall i \quad Y(i,:) = \sum_j B(j,:) \otimes \sum_k (A(i,j,k) \cdot C(k,:))$
- MM $\forall i \quad Y(i,:) = \sum_{\phi} null \text{ op } \sum_j (A(i,j) \cdot B(j,:))$
- MV $\forall i \quad Y(i,:) = \sum_{\phi} null \text{ op } \sum_j (A(i,j) \cdot b(j,:))$

SF³ compute pattern can express all the common dense and mixed sparse-dense tensor kernels


PE for SF³ Compute Pattern

$$\underbrace{fibers_{out}} = \sum_{D_1} fiber_1 op \sum_{D_0} (scalar \cdot fiber_0)$$

Different output fibers can be computed in parallel



Vertical Scaling Using Coarse-Grained Parallelism




$$PE_0: \textit{fiber}_{out}[0] = \sum_{D'_1} \textit{fiber}_1 \textit{ op } \sum_{D'_0} (\textit{scalar} \cdot \textit{fiber}_0)$$

$$PE_1: \textit{fiber}_{out}[1] = \sum_{D''_1} \textit{fiber}_1 \textit{ op } \sum_{D''_0} (\textit{scalar} \cdot \textit{fiber}_0)$$


$$PE_{r-1}: \textit{fiber}_{out}[r-1] = \sum_{D'''_1} \textit{fiber}_1 \textit{ op } \sum_{D'''_0} (\textit{scalar} \cdot \textit{fiber}_0)$$

Long vector SIMD compute

Horizontal Scaling Using SIMD-Vector Parallelism




Tensaurus Architecture



Tensaurus Architecture

Accelerator for both dense and sparse-dense!!



Evaluation Methodology

▶ Cycle-level simulation in gem5

- 8 x 8 PE array, VLEN = 8
- 8 16KB RAMs per SPM
- HBM: 8 128-bit physical channels (128 GB/s peak bandwidth)

▶ RTL Modeling of a PE using PyMTL

- 28 nm (Synopsys & Cadence Tools)

▶ Baselines

- CPU: Intel(R) Xeon(R) CPU E7-8867
 - SparseBLAS and SPLATT
- GPU: Titan XP
 - CuSparse, PaRTI
- Sparse NN Accelerator:
 - Cambricon-X [1]

▶ Datasets


- FROSTT Tensors, Florida Sparse Matrices, AlexNet, VGG-16

Area and Power Breakdown


Component	Area(mm^2)	%	Power (mW)	%
PE	0.625	27.2 %	402.30	40.9 %
Xbar	0.066	2.8 %	24.27	2.5%
SPM	0.832	36.2 %	296.05	30.1 %
MSU	0.759	33.0 %	247.03	25.2 %
TLU	0.009	0.4 %	6.28	0.6%
MLU	0.009	0.4 %	6.28	0.6 %
Total	2.3	100 %	982.21	100 %

Cambricon-X Baseline


- ▶ Cambricon-X uses a CSR-variant
 - Pads empty entries with padding (x)
 - Uses vector bit-masks to indicate non-zero positions
 - Specialized for CNNs with low sparsity



- ▶ CSR results in load-imbalanced schedule
 - Cambricon-X has synchronization boundaries across rows




Results on Sparse Neural Nets




Overall Tensaurus is 1.9x faster and 1.7x more energy-efficient than Cambricon-X even for Sparse Neural Nets

Results on Sparse Tensor Decomposition

Speedup for MTTKRP



Performance/Watt for MTTKRP



Tensaurus is 22.9x & 3.1x faster, and 220x & 290x more energy-efficient than CPU & GPU for MTTKRP

Concluding Remarks

- ▶ **Tensaurus: A versatile accelerator for sparse-dense tensor acceleration**
 - First accelerator for sparse tensor decompositions (MTTKRP, TTMc)
 - **Versatile:** NOT limited to tensor decompositions. Also efficient for sparse-dense matrix computations
 - **Adaptable:**
 - Also accelerates dense kernels
 - Easily adapts to different levels of sparsity found in various domains
- ▶ **Key Approach:** Co-design sparse format and architecture
- ▶ **Key Results:**
 - High bandwidth utilization (> 70% of peak bandwidth)
 - High speedup and energy efficiency compared to CPU, GPU and Cambricon-X

Thank you! Questions?

***Tensaurus: A Versatile Accelerator for Mixed Sparse-Dense
Tensor Computations***

Nitish Srivastava, Hanchen Jin, Shaden Smith², Hongbo Rong³,
David Albonesi, and Zhiru Zhang

Cornell University

²Microsoft AI & Research

³Intel Parallel Computing Lab