

# Heterogeneous Computing @ Microsoft

Andrew Putnam – Azure Networking / Microsoft Research Kalin Ovtcharov – AI & Architectures September 11, 2019



Azure

# **Technology Scaling**

- Interactive Cloud apps rely on single threaded performance
- CPUs aren't getting much faster. We just get a few more
- 2x users requires ~2x the number of servers



Jeff Preshing, Henk Poley, http://preshing.com/20120208/a-look-back-at-single-threaded-cpu-performance/

### **Datacenter Scaling**



~100%+ Growth for the past 5 years





### **Cloud Server Changes**

	2012	2018	Ratio
CPU Cores	16	36	2.25x
Storage	4 TB HDD	7 TB SDD (M.2) (120TB HDD*)	1.75x 30x
Network	1Gb	50Gb	50x

\* - Bing SKU



### **Cloud Server Changes**

	2012	2018	Ratio
CPU Cores	16	36	2.25x
Storage	4 TB HDD	7 TB SDD (M.2) (120TB HDD*)	1.75x 30x
Network	1Gb	50Gb	50x
* – Bina SKU			

### Increasing Server Lifetimes

### More Data, Coming in Faster... and CPUs aren't keeping up

### **Performance & Efficiency via Specialization**



Source: Bob Broderson, Berkeley Wireless group









- Very fast moving space
- Immature software ecosystem
- No clear path for development across generations

GPUs

.......................

**FPGAs** 

0



CPUs

FLEXIBILITY

- Stable software ecosystem allows easy adoption
- Power consumption limits deployment size
- Not ideal for latency-sensitive workloads

ICIENCY

EnterPrise-XR-P



### What are FPGAs?

### <u>Field Programmable Gate Array</u>

**FPGAs** are a sea of generic logic and interconnect

- "Silicon Legos" build them into exactly the right circuit for each task
- Special-purpose hardware (FPGAs) is faster and more efficient than general-purpose hardware (CPUs)

Low power compared to CPU/GPU

### Change the hardware anytime!

100 ms to 1 second reconfiguration time



### **FPGA Physical Layout**



### Customize both the processing logic and the I/O

### **Gradual Migration to ASIC**



Software







### ASIC Integration via Chiplets

### Why is the FPGA a good choice as an accelerator?

- Greater Performance and Efficiency than CPU, more general purpose than ASIC
- Many applications aren't about throughput or double-precision floating point

27

- AI/ML, Bioinformatics, text processing, financial services...
- Exploits different forms of parallelism than other accelerators

# Multiple instruction streams, single data stream (MISD)

Main article: MISD

Multiple instructions operate on one data stream. This is an uncommon architecture which is generally used for fault tolerance. Heterogeneous systems operate on the same data stream and must agree on the result. Examples include the Space Shuttle flight control computer.<sup>[5]</sup>



### **FE: Feature Extraction**

#### Document Features: NumberOfOccurrences\_0 = 7 NumberOfOccurrences 1 = 4 NumberOfTuples 0 1 = 1 - 0 X (=) W http://en.wikipedia.org/wiki/FPGA P = 2 C × W Field-programmable gate a... 2 **FE:** Feature & Log in / create account Extraction Read Edit View history Search Q Article Talk Field-programmable gate array WIKIPEDIA From Wikipedia, cyclopedia The Free Encyclopedia FPGAs (Redirected from A field-programmable gate array **FPGA**) is an integrated circuit designed to be configured by the customer or Main page Contents designer after manufacturing—hence "held-programmable". The FPGA configuration is generally specified using a FFE: Free-Form Featured conten hardware description language (HDL), similar to that used for an application-specific integrated circuit (ASIC) (circuit Current event diagrams were previously used to specify the configuration, as they were for ASICs, but this is increasingly rare). Random article Expressions FPGAs can be used to implement an<u>y logical function that an ASIC could perform</u>. The ability to update the Donate to Wikinedia functionality after shipping, partial re-configuration of a portion of the design<sup>[1]</sup> and the low non-recurring engineering Interaction costs relative to an ASIC design (not withstanding the generally higher unit cost), offer advantages for many Help About Wikipedia applications.[2] Community portal Recent changes FPGAs contain programmable logic components called "logic blocks", and a hierarchy of reconfigurable Contact Wikipedia interconnects that allow the blocks to be "wired together"—somewhat like many (changeable) logic gates that can be Toolbox inter-wired in (many) different configurations. Logic blocks can be configured to perform complex combinational Print/export functions, or merely simple logic gates like AND and XOR. In most FPGAs the logic blocks also include memory MLS: Machine elements, which may be simple flip-flops or more complete blocks of memory.[2] Languages العريبة Learned Scoring বাংলা In addition to digital functions, some FPGAs have analog features. The most common analog feature is Български programmable slew rate and drive strength on each output pin, allowing the engineer to set slow rates on lightly Boarisch loaded pins that would otherwise ring unacceptably, and to set stronger, faster rates on heavily loaded pins on high-Català Score

#### Query: "FPGA Configuration"

### **Feature Extraction Accelerator**



### **FPGAs in Physics Applications**





SETI



### **FPGAs in Cosmology**





EOR Science can be done with a paperclip and a supercomputer

-- Don C. Backer

Cosmologists often refer to their telescopes as "software telescopes"

# **Processing Pipeline**



#### © Microsoft Corporation

## Catapult: Long, Fruitful FPGA Investment

**Catapult v1: Mt Granite** Distributed solution Integrated with WCS (OCP) 1.0

#### **Pre-History**:

May 2009: Bing Launched Feb 2010: Azure Launched Dec 2010: Catapult concept

#### v<sup>2</sup><sup>·</sup> Pikes Peak

Integrated Bing + Azure design Bump-in-the-wire introduced



Azure AccelNet Unveiled Azure production launch Al Supercomputer demo

**Project BrainWave / Storm Peak** Real-Time AI First 3<sup>rd</sup> Party FPGA Service



Deployed in all new servers

© Microsoft Corporation

### Catapult v2 – Bump in the Wire





Pikes Peak

### Storey Peak



### Catapult v3 – Converged Boards





### Dragontail Peak

## Longs Peak



### **Accelerator Integration**



**Traditional Integration** 



Bump in the Wire

### **Basic Catapult Architecture**



- Bump-in-the-wire architecture
- One FPGA in every server Microsoft has deployed since 2015

0.5m QSFP cable from NIC to FPGA



~3m QSFP cable from FPGA to TOR

### **New Generation Server Chassis**



### **Bump-in-the-wire Architectue**







© Microsoft Corporation

## Configurable Cloud

CPU compute layer

Reconfigurable compute layer

Converged network

### **Network Latencies**



Extremely low latency (Similar to Infiniband)
Global-scale FPGA

### HPC with the Cloud?

- The idea *sounds* great
- Pay for compute only when you use it
- When it breaks, it's someone else's problem
- No need to call the realtor / utility company when you want a bigger machine
- New hardware just shows up. No retrofits needed.



## Why hasn't Supercomputing moved to the Cloud?

- □ CPUs look largely the same
- □ Networks are highly specialized, tuned for low-latency, high bandwidth
  - □ Proved this works FPGA-to-FPGA, but what about software (CPU-to-CPU)?
- □ Supercomputers include specialized accelerators (especially GPUs)

□ Won't running virtual machines kill performance?

### **Network Acceleration – Azure Accelerated Networking**



### Network Acceleration – Azure Accelerated Networking



### **Virtualization Overhead – Standard Virtual Machines**



### Virtualization Overhead – SRIOV NICs



### Virtualization Overhead – Azure SmartNIC w/ FPGAs



### Virtualization Overhead – Azure SmartNIC w/ FPGAs & DPDK



### **AccelNet Performance**



Lowest latency, highest-bandwidth network in the Cloud... for a while

Same approach can work for storage I/O

### **Distributed Hardware-as-a-Service**

- Use multiple FPGAs to perform a complex task
- Head node is the gateway
- Use as many nodes as necessary calling function doesn't need to know



### **Project BrainWave Concept**





### **Project Brainwave**

### **Brainwave System at Cloud-Scale**



### **Project Brainwave – Fastest Image Classification**

- 8 billion operations per image
- 1.5 ms on Resnet-50 with batch size of 1 (Realtime AI)
- Available for anyone to upload their models and run



# Bing Intelligent Search Backed By Project Brainwave



Bing launches new intelligent search features, powered by AI

Today we announced new Intelligent Search features for Bing, powered by AI, to give you answers faster, give you more comprehensive and complete information, and enable you to interact more naturally with your search engine.

#### Intelligent answers:

Intelligent answers leverage the latest state of the art machine reading comprehension, backed by Project Brainwave running on Intel's FPGAs, to read and analyze billions of documents to understand the web and help you more quickly and confidently get the answers you need.

Bing now uses deep neural networks to validate answers by aggregating across multiple reputable sources, rather than just one, so you can feel more confident about the answer you're getting.

All	Images	Videos	Maps	News	Shop		My save
281,00	0 Results	Any time 👻					
192	8						
192 Conso	8 lidated from n	nultiple source	S				
192 Conso	8 Iidated from n 28, the Wo	nultiple source men's Colle	s ge was ren	amed "Pe	mbroke C	ollege	in Brown
192 Conso In 19 Unive	8 Ilidated from n 28, the Wo ersity" in ho	nultiple source men's Colle nor of Peml	s ge was ren broke Colle	amed "Perese ege at the	mbroke C University	ollege i of Car	in Brown nbridge
192 Conso In 19 Unive in Eng alum	8 Ilidated from n <b>28,</b> the Wo ersity" in ho gland. Roge nus of Cam	nultiple source men's Colle nor of Peml er Williams, bridge's Per	s ge was ren broke Colle one of the mbroke.	amed "Pe ege at the founders	mbroke C University of Rhode	ollege i of Can Island,	in Brown nbridge was an

# Stratix V RNN-optimized NPUs in Scale Production

Bing TP1					
	CPU-only	Brainwave-accelerated	Improvement		
Model details	GRU 128x200 (x2) + W2Vec	LSTM 500x200 (x8) + W2Vec	Brainwave-accelerated		
End-to-end latency per Batch 1 request at 95%	9 ms	0.850 ms	and > 10X lower latency		
	Bir	ng DeepScan			
	CPU-only	Brainwave-accelerated	Improvement		
Model details	1D CNN + W2Vec (RNNs removed)	1D CNN + W2Vec + GRU 500x500 (x4)	Brainwave-accelerated		
End-to-end latency per Batch 1 request at 95%	15 ms	5 ms	and 3X lower latency		



### Attend the Turotial tomorrow for more detail on BrainWave



## Why will FPGAs still be here tomorrow?

Performance? Low Power? Ubiquity? Killer features? AI/ML?



- Every time we change hardware, we need to make a new VM type
- FPGAs allow us to back new features into existing VM types

**Developers** (Customers) don't want to spend time fighting old battles



© Copyright Microsoft Corporation. All rights reserved.