BlackParrot: An Agile Open Source RISC-V Accelerator Host Multicore

Daniel Petrisko¹, Farzam Gilani¹, Mark Wyse¹, Tommy Jung¹, Scott Davidson¹, Paul Gao¹, Chun Zhao¹, Sripathi Muralitharan¹, Shashank Ranga¹, Zahra Azad², Sadullah Canakci², Bandhav Veluri¹, Tavio Guarino¹, Ajay Joshi², Mark Oskin¹, and Michael Bedford Taylor¹

¹University of Washington ²Boston University

https://github.com/black-parrot





Hardware Development is Going Open-Source

Traditionally, hardware design required expensive, proprietary tooling and IP

Competitive open-source offerings are challenging this status quo

Accessibility and rising demand for custom silicon has led to surge in hardware developers



Diverse Workloads Demand Custom Silicon


Accelerators provide performance and energy efficiency benefits


"FXL: Future Accelerator for HPC"




But the Accelerator Is Just One Piece of a System

The system that cares for and feeds the accelerator is often harder to design than the accelerator.






Efficient, performant and reliable



Efficient, performant and reliable


Easy to integrate with a variety of architectures



Efficient, performant and reliable

Easy to integrate with a variety of architectures

Thoroughly verified and silicon-validated




Efficient, performant and reliable

Easy to integrate with a variety of architectures

Thoroughly verified and silicon-validated

Free and open-source!




Efficient, performant and reliable

Easy to integrate with a variety of architectures

Thoroughly verified and silicon-validated

Free and open-source!




BlackParrot: A "Base Class" for Accelerator SoCs

Goal:

Be the default Linux-capable host multicore for and by the world

- RV64GC (IMAFDC) ISA
- MSU Privilege Mode
- SV39 Virtual Memory
- 32kB VIPT I\$ and D\$
- Directory-based coherence
- Scalable, distributed L2 cache
- Linux-capable
- BSD-3 licensed




BlackParrot: A "Base Class" for Accelerator SoCs


Goal:

Be the default Linux-capable host multicore for and by the world

- RV64GC (IMAFDC) ISA
- MSU Privilege Mode
- SV39 Virtual Memory
- 32kB VIPT I\$ and D\$
- Directory-based coherence
- Scalable, distributed L2 cache
- Linux-capable
- BSD-3 licensed



Not our goal: "Destroy all x86 servers! Watch out Intel!" =)



Will people trust our code?

- Is it easy to understand?
- Is it secure?
- Is it validated?
- Will you put it in Silicon?



Will people trust our code?

- Is it easy to understand?
- Is it secure?
- Is it validated?
- Will you put it in Silicon?




Will people use our code?

- Can we convince the smartest people in the world to improve it?
- Can it scale to many users and developers?
- Will companies invest and become stewards of the code?

Will people trust our code?

- Is it easy to understand?
- Is it secure?
- Is it validated?
- Will you put it in Silicon?




Will people use our code?

- Can we convince the smartest people in the world to improve it?
- Can it scale to many users and developers?
- Will companies invest and become stewards of the code?

Does the code have the features people need?

Will people trust our code?

- Is it easy to understand?
- Is it secure?
- Is it validated?
- Will you put it in Silicon?



Will people use our code?

- Can we convince the smartest people in the world to improve it?
- Can it scale to many users and developers?
- Will companies invest and become stewards of the code?

Does the code have the features people need?

And leave out the ones they don't?

Will people trust our code?

- Is it easy to understand?
- Is it secure?
- Is it validated?
- Will you put it in Silicon?

ur code? n? EFFICIENCY FUNCTIONALITY

Will people use our code?

- Can we convince the smartest people in the world to improve it?
- Can it scale to many users and developers?
- Will companies invest and become stewards of the code?

Does the code have the features people need?

Is the code Pareto optimal in terms of power, performance, and area?

The BlackParrot Manifesto

Be tiny

- Place a premium on small, understandable code base
- Minimize unused features or configurations that increase complexity

Be Modular


- Use well-defined interfaces to enable scalable, global participation
- Maintain modular testability and continuous integration

Be Friendly

- Combat "Not Invented Here" Syndrome
- Welcome contributions and distributed ownership



BlackParrot System Architecture




Fully Coherent Multicore

Designed as a host core for accelerator-based SoCs

...so make it as easy to connect accelerators!

Coherent, streaming, even multicore accelerators are supported



BedRock Cache Coherence System

First ever open-source programmable directory-based coherence controller

Directory-based, *race-free by design*, MESI protocol

- Fully inclusive coherence directory
- \circ Connected by 3 point-to-point ordered networks for coherence traffic

Cache Coherence Engine (CCE): coherence directory controller

- Manages coherence for a subset of the physical address space
- \circ Backed by non-inclusive L2 cache

Local Cache Engine (LCE): L1 I\$, L1 D\$, I/O cache, accelerator, etc.

- Standard SystemVerilog module used by any processor or accelerator to allow it to participate in the cache coherence protocol
- Must request read/write permissions from CCE for cache blocks

Cache coherence is a well-known source of bugs in commercial processors. Being race-free by design is a key component of our strategy for being a globally maintainable source base. By keeping complexity low, we can scale the # of contributors to the source.


BedRock: A Race-Free Directory-Based Coherence Protocol

Atomic transactions, zero transient states in protocol!

Significantly faster to verify correctness compared to traditional MESI


- 26.9x faster for a 6-cache system
- Verified correct in 3.5 hours for 7-cache system while traditional MESI protocol did not finish verification within 72 hours

LCEs are "dumb", all control logic is in CCE




Tiled NoC-Based SoC Provides Scalability


- BlackParrot comprises 3 NoCs
 - BedRock Network for coherence
 - Memory network for DRAM
 - I/O network for off-chip access
- Wormhole routing allows flexibility between routing congestion, bandwidth and latency
- Regularized tiles are efficient for hierarchical CAD flows



BlackParrot Supports Diverse Tile Types




BlackParrot's Core Tiles



Core Tile

- Most common tile type
- Contains single-coherent core of a multicore system
- Contains uncore components to communicate with the rest of the system


BlackParrot's Streaming Tiles



Streaming Accelerator Tile

- Streams data to and from cores as uncached requests
- Does not have cache coherent memory
- Can be used for a broad range of accelerators – from fixed function accelerator to integrated GPUs


BlackParrot's Coherent Accelerator Tiles



Coherent Accelerator Tile

- Supports accelerators with cache coherent memory
- Allows fine-grained communication between accelerator and core
- Works well for cooperative workloads


BlackParrot's L2 Tiles





L2 Tile


- Supports large, distributed L2 cache and directory tags
- Provides higher memoryto-compute ratio


BlackParrot: Peaking inside


















46





Assemble Tiles Out of Reusable Components




























Core Microarchitecture




Ultra Efficient, In-order Core Pipeline


Extending the Science of In-Order Core Design



Ultra Efficient, In-order Core Pipeline



BedRock: A Programmable Cache Coherence Engine




Mode

Uncached Message RX/TX

Mode

BedRock: A Programmable Cache Coherence Engine



Mode

Uncached Message RX/TX

Mode


Standardized, Flexible, Latency-Insensitive Interfaces

Borrowing from software, we focus on defining clean and narrow interfaces

Then microarchitectural change only needs to be verified at the module level

- E.g. Adding a new branch predictor only affects the Front End, not the Back End
- Timing paths end at module boundaries


Flexible enough to support various levels of sophistication in implementation without incurring hardware overhead




Case Study: HammerParrot

DARPA The HammerBlade Supercomputer For ML/Graphs н "Dense" "Sparse" ML **Graph Analytics** Machine Learning **Graph Embedding** & Processing GraphIt **CUDA-Lite and HammerBlade IR Open Source!** Front 16x 100Gb/s Cables Rear Linux-Capable RV64 RISC-V Core Interconnecting 4 Front to 4 Rear Boards Side Side Reconfigurable I/O 96x 100Gb/s Cables Interconnecting 16 Front Boards 96x 100Gb/s Cables Interconnecting 16 Rear Boards Control Interface 48x 100Gb/s Front Cables Connecting to 3 Other Chassis 48x 100Gb/s Rear Cables Connecting to 3 Other Chassis Intel Xeon Front Rear Chassis Cables hin Chassis Host Server Board Board housands Caches Intelligent L2 Caches Interposer of Tiles Rackmount HBM 125x o/s Cal Other Chassis 8GB 1.5Gb/s 100Gb/s (Intelligent L2 LVDS \$ 6 64 ð 9 Xilinx Rackmount ğ ASIC Connecting Chassis FPGA Connec XCVU37P Rackmount Chassis Reconfigurable I/O **HB** Chassis 76 **HB** Cabinet **HB** Board **HB ASIC**


Prototyping Realities Inform Design Decisions




Prototyping Realities Inform Design Decisions



Prototyping Realities Inform Design Decisions









Open-source design, fully customizable core





Open-source design, fully customizable core


Shares die area with manycore



Open-source design, fully customizable core

Shares die area with manycore

Can add hardware blocks close to core




Open-source design, fully customizable core

Shares die area with manycore

Can add hardware blocks close to core

Result: Tiny, efficient BlackParrot cores can coordinate peak system performance!



85

Hardware Accelerated Software API

Request type 1: Load/Store Packet

- Initiated by non-blocking store from BP->MC
- Embedded in a 64-bit packet sent over BedRock Network

Request type 2: Load Response

- Initiated by blocking load from BP->MC
- Comprises two 64-bit loads sent over BedRock Network

Request type 3: Direct MMIO


- Memory-mapped uncached range
- BP loads/stores directly converted to manycore addresses
- 32-bit address embedded in 40-bit BP physical address space



data b


data a

ack c




host


response





"HammerBlade Manycore"



"HammerBlade Manycore"







BlackParrot Community



BlackParrot: Community Driven Microarchitecture

Encourage users to become developers


- Able to extend the system with cursory understanding of architecture
- Prioritize clarity over optimization

Build infrastructure with community in mind

- Open-source toolchain (Verilator, OpenROAD) support
- Strive for infrastructure agnosticism

Focus on out-of-box experience

- Bootstrap environments with minimal dependencies
- GitHub->Simulation->FPGA/ASIC in a handful of commands



BlackParrot is FPGA-Validated

BlackParrot has been synthesized and tested on Xilinx Artix-7, and Kintex Ultrascale+ and Virtex Ultrascale+ FPGAs

BlackParrot runs Linux on the LiteX open-source FPGA environment






BlackParrot is Silicon-Validated

A 4-core BlackParrot was taped out in GlobalFoundries 12nm in July'19

Silicon is back and running in lab since April '20!

BlackParrot has also been ported to TSMC40 and FreePDK45 nodes






Taped out July 13, 2019! GF 12nm Process Technology 3mm x 3mm die

4-core 64b RISC-V multicore CLINT Interrupt Controller Off-chip SERDES for DRAM and I/O Chips can be chained

Each core:

RV64IA with Virtual Memory Single-issue In-order 32K Data cache 32K Instruction cache 64-entry BTB 8-entry DTLB 8-entry ITLB



Fostering Community Around BlackParrot Backend Flows

Open-source Tapeout Directories

- All BlackParrot tapeouts/FPGA environments collected at <u>https://github.com/black-parrot-examples</u>
- Both BSG + external (with permission)
- Share common SoC/infrastructure modules

OpenROAD + bsg_fakeram + FreePDK45

- · Brand new open-source push-button CAD flow
- Cacti-based predictive SRAM generator
- Predictive 45nm PDK with click-through license

black-parrot-examples			
Repositories 3 Packages & People	III Projects		
GitHub is home to over 40 n	Grow your team on GitHub hillion developers working together. Join them n ns, manage permissions, and collaborate on pr Sign up		Dismiss
Find a repository Type: All -	age: All +		
bsg_scratch_designs ■ Tcl ♀0 ★0 ①1 扪0 Updated 25 days ago	447 A.S.		5 er
bsg_tapeout_v1_tsmc40			
● TCI 💱 0 🚖 1 ① 0 〗 0 Updated 29 days ago			
bsg_tapeout_v0_gf12			
● Tcl 💱 0 ★ 1 ① 0 🕅 0 Updated on Oct 4			
		TT	
			-
			All and a second se

Fostering Community Around BlackParrot Backend Flows

Open-source Tapeout Directories

- All BlackParrot tapeouts/FPGA environments collected at <u>https://github.com/black-parrot-examples</u>
- Both BSG + external (with permission)
- Share common SoC/infrastructure modules

OpenROAD + bsg_fakeram + FreePDK45

- · Brand new open-source push-button CAD flow
- Cacti-based predictive SRAM generator
- Predictive 45nm PDK with click-through license

Download today and push through a CAD flow for free!

black-parrot-examples											
Repositories 3	Packages	💄 People	III Projects								
			0 million develope eams, manage per	eam on GitHub rs working together. J missions, and collabo ign up			Di	smiss			
Find a repository	Туре	: All - Lan	guage: All 🗸								
bsg_scratch_de: ● тсі ў0 ★0 (-	d 25 days ago			~			88/			
bsg_tapeout_v1 ● Tcl ♀0 ★1 ①		d 29 days ago			ļ		Brann	j 			
bsg_tapeout_v0 ● Tcl ೪0 ★1 ①		d on Oct 4					n n n n n n n n n n n n n n n n n n n				

Virality

Hundreds of students are trained each year and have learned to Use, Modify and Contribute to BlackParrot:

EE 477: VLSI, Year Two CSE 548: Grad Architecture BU EC700: Advance Comp Arch

Released easy to use FPGA version (Litex)

Integrated with the OpenPiton BYOC infrastructure

Give tutorials & present at workshops


- ISCA: computer architecture researchers
- DAC: CAD tool researchers
- RISC-V Workshop
- Hotchips: record-busting metrics presented to industry
- FOSDEM: General open source community

Find niches and "must have" features for them

Seed research groups, encourage contributions back to main branch; student exchanges

Meetups, Maker communities

Give talks at companies and seek feedback & advice Microsemi, AMD, VMWare, Microsoft, Google, Oracle



BlackParrot: A Base Class for Accelerator SoCs

BlackParrot is a Linux-capable RISC-V multicore, ideal as a lightweight host

BlackParrot is silicon-validated and ready to be included in your next project!

Please explore, use, break things and let us know your experience!



Thanks! Questions?

Dan Petrisko petrisko@cs.washington.edu

https://github.com/black-parrot

This material is based on research sponsored by Air Force Research Laboratory (AFRL) and Defense Advanced Research Projects Agency (DARPA) under agreement number FA8650-18-2-7856. The U.S. Government is authorized to reproduce and distribute reprints for Governmental purposes notwithstanding any copyright notation thereon.

The views and conclusions contained herein are those of the authors and should not be interpreted as necessarily representing the official policies or endorsements, either expressed or implied, of Air Force Research Laboratory (AFRL) and Defense Advanced Research Projects Agency (DARPA) or the U.S. Government.





