Skip to content
View zyd2001's full-sized avatar
4 followers · 2 following

Achievements

Achievement: Pair ExtraordinaireAchievement: StarstruckAchievement: Pull Shark

Achievements

Achievement: Pair ExtraordinaireAchievement: StarstruckAchievement: Pull Shark

Highlights

  • Pro

Block or report zyd2001

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

1 star written in Verilog
Clear filter

gilani / fpfma

Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)

Verilog 17 1 Updated Jul 8, 2013