- ChongKing
Block or Report
Block or report yxgi5
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abuseStars
Language: Verilog
All languages
Arduino
Assembly
C
C#
C++
CSS
Common Lisp
Dart
Eagle
Go
HTML
Java
JavaScript
Jupyter Notebook
Makefile
OCaml
Prolog
Python
Shell
TypeScript
VHDL
Verilog
nesC
Nothing to show
Sort by: Most stars
1
star
written in Verilog
Clear filter
A full-speed device-side USB peripheral core written in Verilog.