- Zhuhai China
- https://github.com/yjdwbj
Block or Report
Block or report yjdwbj
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abuseStars
Language: SystemVerilog
All languages
AGS Script
Assembly
Astro
Batchfile
BitBake
C
C#
C++
CMake
CSS
Clojure
CoffeeScript
Common Lisp
Cuda
Cython
Dockerfile
Erlang
Go
HTML
Haskell
Java
JavaScript
Jinja
Julia
Jupyter Notebook
Kotlin
LLVM
Logos
Lua
Makefile
OCaml
Objective-C
PHP
Pascal
Perl
Processing
Python
Rich Text Format
Roff
Ruby
Rust
SCSS
Scala
Shell
Starlark
Svelte
Swift
SystemVerilog
TSQL
Tcl
TeX
TypeScript
V
VHDL
Vala
Verilog
Vim Script
Vue
Zig
Nothing to show
Sort by: Most stars
4
stars
written in SystemVerilog
Clear filter
OpenTitan: Open source silicon root of trust
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
Project F brings FPGAs to life with exciting open-source designs you can build on.
Public repository for Litefury & Nitefury