Skip to content
View wyvernSemi's full-sized avatar
93 followers · 0 following

Achievements

Achievement: Pull SharkAchievement: Starstruck
BetaSend feedback

Achievements

Achievement: Pull SharkAchievement: Starstruck
BetaSend feedback
Block or Report

Block or report wyvernSemi

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

Type: All
Language: Verilog
Sort by: Most stars
3 stars written in Verilog
Clear filter

YosysHQ / picorv32

PicoRV32 - A Size-Optimized RISC-V CPU

Verilog 2,855 715 Updated Jun 27, 2024

WangXuan95 / FPGA-USB-Device

An FPGA-based USB full-speed device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB full-speed device端…

Verilog 510 83 Updated Sep 15, 2023

m-labs / lm32

LatticeMico32 soft processor

Verilog 100 28 Updated Oct 10, 2014