{"payload":{"header_redesign_enabled":false,"results":[{"id":"71811858","archived":false,"color":"#c22d40","followers":1523,"has_funding_file":false,"hl_name":"ucb-bar/chipyard","hl_trunc_description":"An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more","language":"Scala","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":71811858,"name":"chipyard","owner_id":998197,"owner_login":"ucb-bar","updated_at":"2024-08-03T02:01:36.956Z","has_issues":true}},"sponsorable":false,"topics":["boom","rocket","rocket-chip","chip-generator","chisel","riscv","rtl","peripherals","soc","out-of-order","superscalar","risc-v","firesim","accelerators","chipyard","hwacha"],"type":"Public","help_wanted_issues_count":3,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":73,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aucb-bar%252Fchipyard%2B%2Blanguage%253AScala","metadata":null,"csrf_tokens":{"/ucb-bar/chipyard/star":{"post":"3aWug5Fr4H9iuL-Pwwm_29tBBplXu5j05TW_SDd_ZX57aSegrxyCWOV390ftSGs3gClO7s9vbvj0D0bPrUbgaA"},"/ucb-bar/chipyard/unstar":{"post":"KktgbRsz7T9N9Rm0n_Z7EG14LjqFjYRBy2H4cwaKmAoIoVlmKOp0BT7dZFbdcrQJZw2UIHNHodl9NeAoN--tyA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"JYOC4wiZWwoi5DADEv4hMa0aAw2gmPgkLgWavxvZ6AT7rF5-SJzdyVteQlTupZoPUThrxDeJwNmzYIJdnXe6lg"}}},"title":"Repository search results"}