{"payload":{"header_redesign_enabled":false,"results":[{"id":"108771045","archived":false,"color":"#DAE1C2","followers":260,"has_funding_file":false,"hl_name":"tymonx/logic","hl_trunc_description":"CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":108771045,"name":"logic","owner_id":8367378,"owner_login":"tymonx","updated_at":"2019-11-25T16:24:21.009Z","has_issues":true}},"sponsorable":false,"topics":["cmake","asic","fpga","cpp","verification","rtl","verilog","xilinx","vivado","systemverilog","systemc","unit-tests","hdl","modelsim","uvm","verilator","quartus","testing-rtl"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":53,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Atymonx%252Flogic%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/tymonx/logic/star":{"post":"yz7OoIYsVJvj0m2IoK4nvL2_txFS3bX2qbKUXWS8SCNXTmzI_8XkxEGZOYSBCVSv3UTbpcgDpPZDW9MEeb3oXA"},"/tymonx/logic/unstar":{"post":"VMKbdDZ5MXQHn2ws0AUzvmzmRgifp51fib5uT2T9tQjwxsOMr1wibVgialt-w0B_eAYuhmzQHsumpKi3LppddQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"ZeWFdasQXebDq1n-aCw0em05vWPZ9CsBuLTbtFYnMuxh5A7uHOezpThLBad2xGqwX2fjpXtElXmhchsb3QyMRw"}}},"title":"Repository search results"}