pulp-platform / common_cells
Common SystemVerilog components
See what the GitHub community is most excited about this month.
Common SystemVerilog components
Technology dependent cells instantiated in the design for generic process (simulation, FPGA)