{"payload":{"header_redesign_enabled":false,"results":[{"id":"369857080","archived":false,"color":"#adb2cb","followers":111,"has_funding_file":false,"hl_name":"tow3rs/catapult-v3-smartnic-re","hl_trunc_description":"Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":369857080,"name":"catapult-v3-smartnic-re","owner_id":84351972,"owner_login":"tow3rs","updated_at":"2023-09-09T07:47:08.640Z","has_issues":true}},"sponsorable":false,"topics":["fpga","catapult","smartnic","dragontails-peak","longs-peak","10axf40gaa","arria-10"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":69,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Atow3rs%252Fcatapult-v3-smartnic-re%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/tow3rs/catapult-v3-smartnic-re/star":{"post":"tVJ19pGh8HzE7xUlLoblWbseyIgspb362YbbNMS9zFEU_v4LNf7ik1f3k-tUrQk5GiRqqSiIKKyUARJvBoSRqg"},"/tow3rs/catapult-v3-smartnic-re/unstar":{"post":"ffsGLtsch3dAv3SCXBEEX2oCcNj4a_trzjfLSRIz4JKheX_vRyLG0HR-x_F3PD89JxRqv3MozPRhzASPEd5OgA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"81HdPX2tEb-Tia1BAeLT5Gi905UvGOpsdHJ1KaAs3_uI7DZbSc9eIbK9VdsmF7O5zkxJiKHAWglpi_go_vF1hw"}}},"title":"Repository search results"}