#
rv32i
Here are 115 public repositories matching this topic...
RISC-V CPU Core (RV32IM)
-
Updated
Sep 18, 2021 - Verilog
32-bit Superscalar RISC-V CPU
linux
asic
cpu
fpga
verilog
xilinx
superscalar
in-order
risc-v
branch-prediction
coremark
rv32i
verilator
riscv-linux
rv32im
artix-7
pipelined-processors
-
Updated
Sep 18, 2021 - Verilog
A self-hosting and educational C optimizing compiler
c
linux
arm
compiler
riscv
qemu
armv7
cross-compiler
elf
self-hosting
risc-v
compiler-optimization
rv32i
rv32im
ssa-form
-
Updated
Sep 25, 2024 - C
Small Processing Unit 32: A compact RV32I CPU written in Verilog
-
Updated
May 30, 2022 - C
RISCV CPU implementation in SystemVerilog
asic
fpga
assembler
riscv
verilog
systemverilog
fpga-soc
risc-v
rv32i
crossbar
axi4
axi4-protocol
asic-design
riscv-cpu
-
Updated
Jun 25, 2024 - Coq
Improve this page
Add a description, image, and links to the rv32i topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the rv32i topic, visit your repo's landing page and select "manage topics."