Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
fpga
adc
systemverilog
pwm
decimation
dac
max10
sigma-delta-modulation
comb-filter
quarkus
sigma-delta
-
Updated
Apr 11, 2022 - SystemVerilog