{"payload":{"branches":{"default":{"name":"main","isDefault":true,"mergeQueueEnabled":false,"path":"/sumukhathrey/Verilog_ASIC_Design","rulesetsPath":null,"protectedByBranchProtections":false,"author":{"login":"sumukhathrey","name":"sumukhathrey","avatarUrl":"https://avatars.githubusercontent.com/u/60277422?s=32&v=4","path":"/sumukhathrey"},"authoredDate":"2021-09-13T02:43:56.000+00:00","deleteable":false,"deleteProtected":false,"isBeingRenamed":false,"renameable":false},"yours":[],"active":[]},"hasMore":{"yours":false,"active":false},"protectThisBranchBanner":{"dismissed":true,"isSecurityAdvisory":false}},"title":"Branches · sumukhathrey/Verilog_ASIC_Design"}