{"payload":{"header_redesign_enabled":false,"results":[{"id":"274442284","archived":false,"color":"#adb2cb","followers":1531,"has_funding_file":false,"hl_name":"stnolting/neorv32","hl_trunc_description":"🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independen…","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":274442284,"name":"neorv32","owner_id":22944758,"owner_login":"stnolting","updated_at":"2024-08-31T11:05:36.043Z","has_issues":true}},"sponsorable":false,"topics":["microcontroller","embedded","cpu","fpga","processor","vhdl","riscv","rtl","verilog","safety","rtos","soc","risc-v","soft-core","system-on-chip","axi","rv32","asip","neorv32","on-chip-debbuger"],"type":"Public","help_wanted_issues_count":1,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":69,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Astnolting%252Fneorv32%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/stnolting/neorv32/star":{"post":"xU6EaI4ymrS2vkOKJYm6QhQvDNbz7pUaEDTvfNzlTTzODyV1TJYL_T1sBNX5xW3bvWcdGh2REHwKoN9YsOrAKw"},"/stnolting/neorv32/unstar":{"post":"fazJ-aURwtomy6-RzDAl7r0aZ7VNfqZPthVgI01BVvY2iJDxme_CoJZEOBV8dwJn2XGE7I24_JuCEIpaegu_ZA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"DYQWdy_gqx4onliGSEpaLY6E9oBx90opih-JyYskGgbXfooY5eg14LBJRVEvwmwnYfLkvoKPSq95OES8AfFXlw"}}},"title":"Repository search results"}