Skip to content
View murumura's full-sized avatar

Block or report murumura

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Stars

Fpga

4 repositories

The USRP™ Hardware Driver FPGA Repository

Verilog 264 205 Updated Dec 13, 2021

Minimax: a Compressed-First, Microcoded RISC-V CPU

Verilog 203 13 Updated Apr 21, 2024

A novel architectural design for stitching video streams in real-time on an FPGA.

Verilog 111 27 Updated Oct 25, 2021
SystemVerilog 53 17 Updated Feb 5, 2022