{"payload":{"header_redesign_enabled":false,"results":[{"id":"149091836","archived":false,"color":"#b2b7f8","followers":22,"has_funding_file":false,"hl_name":"siorpaes/BareBonesCortexM0","hl_trunc_description":"Extremely basic CortexM0 SoC based on ARM DesignStart Eval","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":149091836,"name":"BareBonesCortexM0","owner_id":1059507,"owner_login":"siorpaes","updated_at":"2018-10-08T10:14:17.165Z","has_issues":true}},"sponsorable":false,"topics":["fpga","rtl","verilog","vivado","hardware-designs","mcu","soc","cortex-m0","xilinx-vivado"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":52,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Asiorpaes%252FBareBonesCortexM0%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/siorpaes/BareBonesCortexM0/star":{"post":"LSPLQmllBEDJFYLNq2z6Nd_TFdDt5FOlKVDKHlOZY__lkudm1_5k1XkA09jWeh51OcSy6JiQdoJuQ9rJ3jPk4w"},"/siorpaes/BareBonesCortexM0/unstar":{"post":"CDJmwPGkC1DX2BRnjXWPeVmWJVASEr7gzwjMaAbJava2Zj_TpRuLvXzBmgLFbV2_2W-IVL8rVDuwt8x643uCLQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"CkFy-QTuqOm_WConcHSooSKV9ASqT0E8uKtEQbC8rRb78FDda9TrXnxG26uRPoStIno35HE0XozjWVWW37mRzQ"}}},"title":"Repository search results"}