- China
Block or Report
Block or report rpo130
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abuseStars
Language: Verilog
All languages
Assembly
Batchfile
C
C#
C++
Classic ASP
Go
HTML
Java
JavaScript
Jupyter Notebook
Kotlin
Makefile
Python
Ruby
Rust
Shell
TeX
Verilog
Vim Script
Nothing to show
Sort by: Most stars
1
star
written in Verilog
Clear filter
IC design and development should be faster,simpler and more reliable