Block or Report
Block or report philass
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abuseStars
Language: Verilog
Sort by: Most stars
2
stars
written in Verilog
Clear filter
Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks
Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrollers (TFLM). . . . . . Online tutorial: https://google.githu…