Skip to content
View philass's full-sized avatar

Organizations

@groq @onnx
Block or Report

Block or report philass

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
2 stars written in Verilog
Clear filter

Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks

Verilog 572 102 Updated Jan 3, 2020

Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrollers (TFLM). . . . . . Online tutorial: https://google.githu…

Verilog 452 116 Updated Jul 10, 2024